search

jhunterh / Cache-Hierarchy-Simulation-Tool

This tool is a highly configurable cache hierarchy simulator for use in computer architecture research and study.
0 stars 0 forks source link

Add support for instruction caches #16

Open CapdinCrando opened 4 months ago

jhunterh commented 4 months ago

not sure about this one. I'm pretty sure its possible to get the instruction pointer using PIN, but not sure how much this might increase the scope of the simulator. maybe a stretch goal?

CapdinCrando commented 4 months ago

Yeah, probably a stretch goal, but my thought was that since instructions are also stored in L3 Cache, then it could affect the hit/miss rate of a system with an L3 cache.