search

jhunterh / Cache-Hierarchy-Simulation-Tool

This tool is a highly configurable cache hierarchy simulator for use in computer architecture research and study.
0 stars 0 forks source link

1 datageneratortool output file efficiency #8

Closed jhunterh closed 5 months ago

jhunterh commented 5 months ago

Was able to marginally improve performance, but there will still need to be some different upgrades later on. We might could benefit from some kind of multithreaded write output, but I don't want to put that kind of effort in until I'm more confident in the performance increase it will give. The main issue with performance doesn't seem to be the code, but rather the sheer amount of data we are processing. More improvements will be made later on as the project becomes better defined.

This PR also adds process ID to each entry in the output file.

jhunterh commented 5 months ago

New datafile entry format is: <LOAD/STORE> <clock cycle/timestamp>