issues
search
kactus2
/
kactus2dev
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
https://research.tuni.fi/system-on-chip/tools/
GNU General Public License v2.0
191
stars
34
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Unreasonable Python version dependency
#66
ktbarrett
opened
2 years ago
3
kactus2 needs at least python3.8
#65
mkettn
closed
2 years ago
3
[PERFECTIVE] configure: optimize the use of qhelpgenerator
#64
vowstar
closed
1 year ago
3
cannot use executable file libKactus2.so as input to a link
#63
vowstar
closed
2 years ago
2
new release tag request: v3.9.333 is missing
#62
vowstar
closed
2 years ago
3
Bus portmap autoconnect confuses PULLUP and PULLDN, but only sometimes.
#61
TonyReinberger
closed
2 years ago
1
Fixes Linker Error, and deprecation warning
#60
AmeyaVS
closed
2 years ago
1
Deleting bus definition wire ports breaks components.
#59
TonyReinberger
closed
2 years ago
1
Verilog generation adds VHDL port type.
#58
TonyReinberger
closed
2 years ago
5
VHDL component import misses the last port.
#57
TonyReinberger
closed
1 year ago
1
Python interface library initialization
#56
olofk
closed
2 years ago
2
Modern linux can't load executables as libraries
#55
olofk
closed
2 years ago
5
deleting object of polymorphic class type 'SubspaceMapValidator' which has non-virtual destructor might cause undefined behavior [-Wdelete-non-virtual-dtor]
#54
olofk
closed
1 year ago
1
No rule to make target 'GeneratedFiles/moc_ComponentInstanceParameterFinder.cpp'
#53
olofk
closed
2 years ago
2
[CORRECTIVE] Fix path separators in PythonAPI.i
#52
olofk
closed
2 years ago
1
Navigating components is very slow with 100s of ports.
#51
TonyReinberger
opened
2 years ago
4
Bus definition wire port import / export problem
#50
TonyReinberger
opened
2 years ago
1
Component port export / import are not compatible. Ad-hoc import is always true.
#49
TonyReinberger
closed
1 year ago
3
[CORRECTIVE] .qmake.conf: fix python undefined reference
#48
vowstar
closed
2 years ago
2
HW Component generate of VHDL does not use parameters for port signals.
#47
TonyReinberger
opened
2 years ago
1
Crashes when generating VHDL from HW Design with unconnected component.
#46
TonyReinberger
closed
2 years ago
6
); in comment caused VHDL component import issue
#45
TonyReinberger
closed
2 years ago
2
Build and install errors in 3.9.0
#44
maloo
closed
2 years ago
1
Scrollbars disabled in lock mode
#43
0tti
opened
2 years ago
0
Kactus2 3.9 windows does not start
#42
0tti
closed
2 years ago
12
Address block base address >0x80000000 produce errors
#41
0tti
closed
2 years ago
3
Build error because "Cannot find file SVDGenerator/SVDGenerator.pro"
#40
vowstar
closed
3 years ago
1
Segmentation fault on MemoryVisualization Resize
#39
polyxemus
closed
3 years ago
1
new release tag request: v3.8.0 is far behind the master branch.
#38
vowstar
closed
3 years ago
4
.qmake.conf: fix libpath and INSTALL_ROOT
#37
vowstar
closed
4 years ago
4
UVM RAL generator
#36
epekkar
opened
4 years ago
0
SystemVerilog expressions evaluator has strange signed results in bit vector fields (resets->value,mask)
#35
mwsealey
opened
4 years ago
2
Setup workflows
#34
epekkar
closed
4 years ago
0
Setup code analysis workflow
#33
epekkar
closed
4 years ago
0
Clocks values are limited to 99.99
#32
suzizecat
closed
4 years ago
2
Kactus doesn't correctly deal with XML namespaces
#31
andreasWallner
opened
5 years ago
3
Moving big instances in HW-Design makes Kactus2 crash.
#30
VoigtSebastian
closed
5 years ago
1
Verilog generator loses existing module implementation
#29
epekkar
closed
3 years ago
0
Component tags
#28
epekkar
closed
5 years ago
3
Field Visualization Missing and Resize Crash
#27
jm4rtin
closed
5 years ago
1
Build on CentOS 7 fails
#26
luudee
closed
5 years ago
1
Fixed issue with vendor extensions being deleted
#25
DanChianucci
closed
5 years ago
2
Nested Vendor Extensions are silently deleted
#24
DanChianucci
closed
5 years ago
3
Fix Exec in Linux .desktop file.
#23
m-kru
closed
5 years ago
1
Wrong Exec name in .desktop file.
#22
m-kru
closed
5 years ago
1
Verilog generation uses default values instead of expressions/parameter name in component instantiation.
#21
ithinuel
closed
3 years ago
1
ResetTypes are Lost On Save
#20
DanChianucci
closed
5 years ago
1
IPXACt Models Now Support Reading and Writing Multiple reset values.
#19
DanChianucci
closed
5 years ago
1
Plugin list selection
#18
epekkar
closed
5 years ago
1
Changed unConstrained to unconstrained as per spec.
#17
DanChianucci
closed
5 years ago
1
Previous
Next