-
**Describe the bug**
After fixing a few violations from [proper-parameter-declaration] wrt checking parameters in packages, my synthesis tool (Quartus PRO) throws a warning. It seems Quartus expects …
-
when i'm doing as the tutorial says first i cannot find any bootstrap file when you wrote to run ./bootstrap.
and then when i run stack install i got error like below:
any help would be appreciated.
…
-
In multiple source files, a conditional signal assignment statement is used within a process, which is illegal in VHDL-2008. Instead an if statement or case statement should be used.
During compila…
-
I am trying to verify that modules are connected correctly. I have a system verilog testbench that instantiates a vhdl top module which has instances of module_a and module_b in it. So when the module…
-
Hi Brandon,
I tried to register a callback function for the RX channel using the axidma_set_callback() function. I modified the benchmark example for that reason, but unfortunately, the callback fu…
-
### Are you using the latest Dosbox-Staging Version?
- [X] I have checked releases and am using the latest release.
### Different version than latest?
latest git
### What Operating System …
-
The basic issue is that I need to do synthesis post-simulation. The old way of doing this was to generate the harness from chisel, use VCS to compile it with the post-synthesis verilog and standard ce…
-
Migrated from [rt.perl.org#32103](https://rt-archive.perl.org/perl5/Ticket/Display.html?id=32103) (status was 'open')
Searchable as RT32103$
p5pRT updated
2 years ago
-
## Personal Details
**Name:** Ananya Goenka (aag237)
**Undergrad or MEng?** Undergrad
**Year in Cornell:** Rising Senior
**Relevant classes:**
CS 2110, CS 2800, CS 4820, CS 3110, C…
-
Hi,
compiling a BSV program using `bsc` and the `bluesim` backend, the following error occurs:
```
Error: dlopen: ./out.so: undefined symbol: _Z21vcd_write_scope_startP9tSimStatePKc
invoked fr…