issues
search
librecores
/
riscv-sodor
educational microarchitectures for risc-v isa
Other
64
stars
20
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
how to complie the the test 'mm' or 'mt-matmul'?
#13
Tianhang-Cheng
opened
3 years ago
0
meet error when I "make run-emulator"
#12
Tianhang-Cheng
closed
3 years ago
1
make run-emulaotr error
#11
hz0ne
closed
3 years ago
1
Counter example goes to a new page for editing
#10
salmansheikh
opened
4 years ago
0
make run-emulator-debug fails, even though run-emulator works
#9
apaj
opened
5 years ago
1
Jump prediction of rv32_3 stage
#8
kai413629305
opened
5 years ago
0
Update verilator to newset version
#7
wallento
closed
6 years ago
0
make 1stage more accessible
#6
codelec
opened
6 years ago
0
Refactor fpga logic
#5
codelec
closed
6 years ago
0
rebase commits
#4
codelec
closed
6 years ago
0
Asynchronous Memory Blackbox
#3
codelec
closed
6 years ago
4
rv32_1stage working with chisel3/verilator and passing all riscv tests
#2
wallento
closed
6 years ago
0
find a way to allow verilator access binary
#1
wallento
closed
6 years ago
10