This repository contains a backend for generating digital circuit descriptions from Manifold schematics. The backend targets a synthesizable subset of VHDL.