orangecrab-fpga / orangecrab-hardware

ECP5 breakout board in a feather physical format
Other
485 stars 57 forks source link

rpc-hw-fix: Changes required for testing RPC-DRAM #31

Open gregdavill opened 3 years ago

gregdavill commented 3 years ago

RPC DRAM from Etron reduces the pin count of DRAM interfaces by offering a serial Address/Cmd interface.

It's available in both a standard 96 ball DDR3 package, and a WLCSP. The current OrangeCrab boards should be capable of supporting the 96-ball package with some hw changes.

There is a small errata with the RPC part:

The CS# pin (ball D-3, which is UDM for a DDR3) needs a 50 ohm termination resistor located near the dram and the other end connected to VDDQ Without the resistor you may get some pretty bad signal integrity / overshoot & undershoot that may possibly cause some problems

Hardware Changes:

51R suggested placement location

Note: flipped board view. (viewed from back of PCB): Screenshot from 2020-11-04 12-27-55

IMG_9846