issues
search
os-fpga
/
Raptor
Raptor end-to-end FPGA Compiler and GUI
Other
58
stars
21
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
INSTALL.md has no installation instructions
#1932
Martoni
closed
2 weeks ago
2
Use Raptor on CLEAR
#1931
Martoni
opened
2 weeks ago
1
No more internal models
#1930
alaindargelas
closed
2 weeks ago
0
Flat routing flag change
#1929
alaindargelas
closed
2 weeks ago
0
Release 1.4.8
#1928
alaindargelas
closed
2 weeks ago
0
SDC name unmangling
#1927
alaindargelas
closed
3 weeks ago
0
bump OpenFPGA from 36cb1ce to de9f042
#1926
alaindargelas
closed
3 weeks ago
0
Fix for EDA-3126/EDA-3139,submodule update
#1925
AYYAZmayo
closed
3 weeks ago
0
Checking feedback clocks count
#1924
behzadmehmood
closed
3 weeks ago
0
Auto determine core clock
#1923
chungshien-chai
closed
2 weeks ago
0
Update foedag_rs 08-15
#1922
ravikiranchollangi
closed
3 weeks ago
0
Netlist Checker, Export function to allow query primitive location
#1921
alaindargelas
closed
3 weeks ago
0
sync Backend, update OpenFPGA
#1920
serge-dsa
closed
3 weeks ago
0
planner: added logfile, OpenFPGA update
#1919
serge-dsa
closed
1 month ago
0
Updated IP Catalog till 07 August
#1918
bilal458
closed
1 month ago
0
backend: update OpenFPGA and checker Aug7
#1917
serge-dsa
closed
1 month ago
0
backend: update OpenFPGA and checker Aug 7
#1916
serge-dsa
closed
1 month ago
1
backend: openfpga and checker update
#1915
serge-dsa
closed
1 month ago
0
Embedding Netlist Checker
#1914
behzadmehmood
closed
1 month ago
0
Update Yosys_Verific_RS submodule
#1913
awaisabbas006
closed
1 month ago
2
Port latest Backend and FOEDAG_rs
#1912
chungshien-chai
closed
1 month ago
0
backend: update with latest OpenFPGA
#1911
serge-dsa
closed
1 month ago
1
Update foedag_rs 08-01
#1910
ravikiranchollangi
closed
1 month ago
0
backend: merged OpenFPGA
#1909
serge-dsa
closed
1 month ago
0
Fixing EDA-3098, fix confusing message about DE eventual error
#1908
alaindargelas
closed
1 month ago
0
Rel 1 4 6
#1907
alaindargelas
closed
1 month ago
0
Release 1.4.6
#1906
alaindargelas
closed
1 month ago
0
I_FAB O_FAB in VHDL writer
#1905
alaindargelas
closed
1 month ago
0
Legalize BRAM/DSP clocks, GUI updates
#1904
alaindargelas
closed
1 month ago
0
fix EDA-3092 (GJC40 and GJC46), fix O_BUF to O_BUFT mapping
#1903
alaindargelas
closed
1 month ago
0
Submodule update/Fix EDA-2934
#1902
AYYAZmayo
closed
1 month ago
0
Replace O_BUF by O_BUFT techmap and blackbox
#1901
alaindargelas
closed
1 month ago
0
fix EDA-3084 (GJC21 and GJC32) and EDA-3083 (GJC6)
#1900
alaindargelas
closed
1 month ago
0
Enable IPA feature by default
#1899
ravikiranchollangi
closed
1 month ago
0
Fix EDA-3064/ Release 1.4.6_sim_models
#1898
AYYAZmayo
closed
1 month ago
0
checker: better messages and initial clock-data development
#1897
serge-dsa
closed
1 month ago
0
Fabric netlist clock info
#1896
alaindargelas
closed
1 month ago
0
update yosys_verific_rs
#1895
awaisabbas006
closed
1 month ago
0
Non det fix
#1894
alaindargelas
closed
1 month ago
0
Synth updates
#1893
alaindargelas
closed
1 month ago
0
Diverse synth updates
#1892
alaindargelas
closed
1 month ago
0
pin_c: FCLK_BUF translation issue EDA-3040
#1891
serge-dsa
closed
1 month ago
0
IP Catalog updates till 17 July
#1890
bilal458
closed
1 month ago
0
generic attribute_based clkbuf, EDA-3010
#1889
alaindargelas
closed
1 month ago
0
fix EDA-3065, CS clk_buf and fclk_buf tets case, GJC27_28_29
#1888
alaindargelas
closed
1 month ago
0
pin_c: translate clock name to post-edit EDA-3041
#1887
serge-dsa
closed
1 month ago
0
Release 1.4.4
#1886
alaindargelas
closed
1 month ago
0
new iofab mapper that inserts also I_FAB cells
#1885
alaindargelas
closed
1 month ago
0
new iofab mapper that inserts also I_FAB cells
#1884
alaindargelas
closed
1 month ago
0
DSP packer connectivity checker
#1883
alaindargelas
closed
1 month ago
0
Previous
Next