issues
search
scalesim-project
/
scale-sim-v2
Repository to host and maintain scale-sim-v2 code
MIT License
212
stars
93
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
next_line_prefetch_idx in read_buffer.py
#111
hcysky
opened
6 hours ago
0
Adding Sparsity files
#110
NikhilChandraNcbs
closed
3 days ago
0
integrate accelergy into scalesim for energy modeling
#109
zishenwan
opened
3 weeks ago
0
Output result explanation
#108
lovemyyuyu
closed
2 weeks ago
1
Estimated ofmap bandwidth is quite high
#107
Oliverwang11
opened
2 months ago
1
GEMM operation cannot run
#106
lovemyyuyu
closed
3 weeks ago
2
Any support for asynchronized communication?
#105
robinren03
closed
2 months ago
1
Simple PyTorch module to topology file
#104
soyonchoi29
opened
4 months ago
0
Thank you for your open-source work. Can I set up multiple arrays in parallel?
#103
zym1599
closed
4 months ago
2
Error in the dimensions of alexnet and yolo_tiny networks
#102
SgrSrikar-191938
closed
2 weeks ago
1
Multiple Cores
#101
V-Run-P
opened
6 months ago
1
Negative stall cycles found in some configurations for scalesim
#100
manishdash123
opened
6 months ago
1
Update CHANGELOG.md
#99
ritikraj7
closed
7 months ago
0
Updated setup.py for v2.0.2
#98
ritikraj7
closed
7 months ago
0
Can I change from systolic array to 3D MAC NPU architecture ?
#97
Junhyuk
closed
7 months ago
3
In the simulation, I can only simulate the first layer. When proceeding to the second layer, it gets stuck at the illustrated status. Could you please tell me what could be the issue?
#96
zym1599
closed
7 months ago
3
Update README.md
#95
ritikraj7
closed
8 months ago
0
Bug fixes (np.int) for documentation
#94
ritikraj7
closed
8 months ago
0
Solving merge conflict
#93
ritikraj7
closed
8 months ago
0
Bug fixes for module not found error in documentation build
#92
ritikraj7
closed
8 months ago
0
Bug fixes in documentation
#91
ritikraj7
closed
8 months ago
0
Added requirements.txt file
#90
ritikraj7
closed
8 months ago
0
Added sphinx_rtd_theme requirement specified by readthedocs yaml file
#89
ritikraj7
closed
8 months ago
0
updated yaml file path
#88
ritikraj7
closed
8 months ago
0
Docs/anand/sphinx
#87
ritikraj7
closed
8 months ago
0
Documentation update
#86
ritikraj7
closed
8 months ago
0
Docs/anand/sphinx
#85
ritikraj7
closed
8 months ago
0
Replacement of os.system calls with os.mkdir. (Fixes Issue #68)
#84
semicolonTransistor
closed
8 months ago
0
Replicating Scale-out instances (multiple partitions)
#83
abijithYayavaram
closed
9 months ago
1
Code issues in read_buffer.py
#82
Mo-guan
opened
9 months ago
1
Modified connection between PEs
#81
alsrbok
closed
10 months ago
0
How to generate the DRAM trace and the energy mentioned in the paper?
#80
KylePan-01
closed
11 months ago
0
User/Kernel-level driver support?
#79
shumeigiku
closed
11 months ago
1
Improve performance with Numpy vectorize
#78
gpwns3717
closed
11 months ago
0
Removing memory_map.py
#77
ritikraj7
closed
11 months ago
0
Fix issue #74
#76
ritikraj7
closed
11 months ago
0
How to understand cycle-accurate SRAM/DRAM access logs
#75
lllbbbyyy
closed
11 months ago
1
Why use ifmap_buf.get_hit_latency() for filter_hit_latency
#74
lllbbbyyy
closed
11 months ago
1
Modifying CI test
#73
ritikraj7
closed
12 months ago
0
Where is the MMIO and interrupt simulation?
#72
Z-KN
closed
11 months ago
1
Where is the interface to DRAMsim2?
#71
Z-KN
closed
11 months ago
1
Scale-sim-v2 does not give "cycle accurate simulation"
#70
Z-KN
closed
11 months ago
1
Killed when run large IFMAP Height, IFMAP Width
#69
Angiemaster
opened
1 year ago
2
Make a dir
#68
nicola-peserico
closed
8 months ago
0
Replace uses of deprecated alias 'np.int' by builtin 'int'
#67
silekoch
closed
1 year ago
0
Errors due to usage of deprecated 'np.int'
#66
silekoch
closed
1 year ago
1
How to set the batch size in a training progress
#65
KylePan-01
closed
11 months ago
3
How to generate ScaleSim topology file from PyTorch nn.module?
#64
farabimahmud
opened
1 year ago
0
Fixes #62
#63
fPecc
closed
1 year ago
1
Performance Improvement when running small sized systolic array but large topology
#62
HanjiangWu313
closed
1 year ago
0
Next