sdnellen / open-register-design-tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Apache License 2.0
15 stars 3 forks source link

Saturation flags for Counter registers not an output #19

Closed neenuprince closed 4 years ago

neenuprince commented 4 years ago

the increment saturate counter and decrement saturate counter has signals that gets set when they are saturated, they are not being brought out to the top level from the *jrdl_logic.sv file.

neenuprince commented 4 years ago

Hi any updates on this?

sdnellen commented 4 years ago

An undocumented ordt feature i think - as i recall, our general use case was to have many saturating counters, but their outputs weren't typically used so made the default to not generate these outputs to avoid the rtl clutter. They can be generated by using the satoutput boolean property - to set globally, add default satoutput = true at top level. Haven't used this option in a while so give it a try.

neenuprince commented 4 years ago

that seesm to work, I see the output ports now.