issues
search
supadupaplex
/
pfecap
Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
GNU General Public License v2.0
18
stars
5
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Terminals of this device
#1
PengmyHKU
opened
3 months ago
1