search

tum-ei-eda / M2-ISA-R

CoreDSL2 Parser with backend to generate simulation code for the ETISS instruction set simulator
https://tum-ei-eda.github.io/M2-ISA-R/
Apache License 2.0
6 stars 6 forks source link

Left-hand indexing not supported #19

Open PhilippvK opened 2 years ago

PhilippvK commented 2 years ago

The following code does not work with the CoreDSL2 frontend and the ETISS backend:

VXSAT_CSS[0] = 0b1;

As a workaround VXSAT_CSR = VXSAT_CSR | 0b1; works just fine.

PhilippvK commented 1 year ago

Fixed on https://github.com/tum-ei-eda/M2-ISA-R/tree/feature_lhs_indexed_writes