search

ultraembedded / riscv

RISC-V CPU Core (RV32IM)
BSD 3-Clause "New" or "Revised" License
1.23k stars 227 forks source link

Output data is always zero #6

Open karoonlee opened 3 years ago

karoonlee commented 3 years ago

Hi, when I try to stimulate using the RISCV instruction set according to the manual, the output data is always zero. Can i have your help?