xlsynth / bedrock-rtl

High quality and composable base RTL libraries in Verilog
Apache License 2.0
7 stars 1 forks source link

Implement `br_credit_receiver` and `br_fifo_ctrl_1r1w_push_credit` #71

Closed mgottscho closed 2 days ago