-
I have tried to do the same method to build the pluto player as the gps-sdr-sim e.g opening a c++ console project in visual studios and adding the plutoplayer.c, getopt.c , & ad9361_baseband_audio_rat…
-
I am very interesting of your '[AD9361-FM-Radio-Verilog-CMOS](https://github.com/briansune/AD9361-FM-Radio-Verilog-CMOS)'.
I ported your design on my own board.
Could you tell me how to convert th…
-
When I clone the code,
mkdir build / cd build / cmake ..
an error occurred
Make Error: The following variables are used in this project, but they are set to NOTFOUND.
Please set them or make sur…
-
In our design we need to change the external reference clock for pluto. We follow the instructions of this wiki page [https://wiki.analog.com/university/tools/pluto/devs/booting?s[]=reference&s[]=cloc…
-
Plutosdr's RF bandwidth filter is not automatically set to the sampling frequency value.Maybe a manual setting option can be added?
-
Hi,
I am having unexpected shape of the noise floor when using the RX AD9361 with 61.44MSps.
I use the [ad9361_example.py](https://github.com/analogdevicesinc/pyadi-iio/blob/master/examples/ad936…
-
Dear Project Maintainers,
I would like to contribute to pyadi-iio, and I am preparing an additional example for the AD9361 to achieve the transmission of modulated signals.
The script is based o…
-
0. Could you send email to xianjun.jiao@ugent.be to introduce your self?
Sent
1. Our image is used directly or you build your own image?
I used the image "openwifi-1.4.0-notter.img" unzipped from…
-
I checked iio-oscilloscope/plugins/spectrum_analyzer.c plugin by injecting RF signal on RX1 of the ADRV9361-z7035 . I want to see this peak on AD9361 DAC by enabling RF LOOP BACK by setting ADC path r…
-
Tracking issue: #74990
This is a separate issue to enable using the FCP bot a second time. The request-for-stabilization comment is duplicated below, without modification.
RFC "C-unwind ABI": ht…