-
One of the other SIMD instruction sets that you may want to consider is RISC-V's vector extension, because it takes a totally different approach than most other common ISAs:
it uses scalable vectors …
-
-
Hi,
I would like to know what is the maximum clock frequency achieved by the steel MCU?
Thank you very much!
-
# 总结
- EDA: 电子设计自动化(英语:Electronic design automation),是指利用计算机辅助设计(CAD)软件,来完成超大规模集成电路(VLSI)芯片的功能设计、综合、验证、物理设计(包括布局、布线、版图、设计规则检查等)等流程的设计方式。
- 先proteus仿真stm32玩玩
- 再用cadence Allegro(软件包括)画PCB,画好就可以去淘宝找人…
cisen updated
4 years ago
-
We are trying to use our 6T SRAM design instead of the BRAM for simulation. I understand that we would still need the BRAM to copy the image(vmem or elf) into the memory. My idea is to copy the …
-
HI,
I am looking to use your SAR ADC and implement in 130nm TSMC. I was wondering if you could provide me access to your files.
Yunus
-
Right now I am trying to port the core to a specific ASIC technology. Unfortunately, inferring RAM is ASIC world is not as easy as in FPGA world, so I need to replace all (larger) memory arrays by spe…
-
### Description
We are working on a design to fabricate with 180nm.
The fab require `274um x 85um` reserved space between IO pads and core area to keep fab structure and silicon number.
In that a…
-
How to repeat:
1. Run ```$ placement_tool=graywolf qflow gui```
2. Choose ```Technology=osu035```
3. Choose the Verilog file ```map9v3.v```
4. Hit ```Run``` for Preparation, then for Synthesis
…
-
> https://lillianli.substack.com/p/china-semiconductors-and-the-push
本文分两部分深入探讨中国半导体供应链。它最初是对中国半导体(制造半导体所需的设备)的利基研究,但已经发展到涵盖更广泛的生态系统。第 1 部分将讨论更广泛的生态系统,以及中国为何迫切要求独立。第 2 部分将揭示中国在此背景下的角色、不同的中国参与者是谁,…