-
As mentioned, I've updated the content related to zcu102 in the project to chipyard version 1.11.0, and then ran `make SUB_PROJECT=zcu102 bitstream`. It resulted in some errors, probably because of an…
-
## deps
```bash
sudo apt-get install libncurses5
```
## download
https://www.xilinx.com/downloadNav/vivado-design-tools/archive-ise.html
## install
```bash
tar -xvf Xilinx_ISE_DS_Lin_14.7_101…
-
Recently, I have been working on deploying my LightGBM model on an Alveo U50 FPGA card using Conifer. To achieve this, I implemented a [LightGBM converter](https://github.com/zjzjwang/conifer/blob/add…
-
Envrionment: Ubuntu20.04, Vitis 2020.2, platform=xilinx_zcu102_base_202020_1
Hello, I'm new to HLS deisgn and attracted by this repository. I've written a lightweight project and successfully synth…
-
Hello, World!
We are a group intending to accelerate some Pytorch operations on Xilinx UltraScale FPGAs. However, we are a little lost to where to begin to port the functions.
From what we could…
-
对这个项目很感兴趣。目前缺少软件驱动源码，源文件中例化的xilinx ip也缺少。如果方便的话可以提供一下FPGA原型验证工程吗，方便直接上板实测性能。感谢🙏🏻
-
refer to petalinux 2019
- https://github.com/konosubakonoakua/blog/issues/97#issuecomment-2374149784
-
```yaml
meta:
id: xilinx_bitstream
title: Xilinx FPGA Bitstream
license: Apache-2.0
endian: be
```
```yaml
WiP: https://github.com/SymbiFlow/prjxray/blob/fa162e0b54d1d3a01e915012f7c718…
-
### Is there an existing CVA6 bug for this?
- [X] I have searched the existing bug issues
### Bug Description
I get the following output on the command line while trying to generate the bitstream o…
-
Hello!
I am a student currently learning FPGA as part of my coursework. Our instructor places a lot of emphasis on hands-on experiments, and we were assigned several labs from Xilinx's official web…