-
Dear Mr.Wang,
Why when I synthesize RTL(VerilogHDL), multiplication cannot be realized by DSP but by LUT?
If I change the MAC in pipeCNN by * (mulitiply operation) in OpenCL, DSPs will be synthesi…
-
Short: I am wondering what functions of GNSS SDR causes the most cpu usage. Is it tracking? Finding a position solution? Outputting data of some sort?
Long: I am wanting to run GNSS SDR just to out…
-
While building the `Hardware_Acceleration/Design_Tutorials/05-bottom_up_rtl_kernel/krnl_aes` project, I got some errors at the stage of FPGA logic optimization. My vitis version is 2021.2 and Ubuntu v…
-
@prasshantg Hey Prashant,
Since NVIDIA don't have a plan to release `nvdla_compiler` for `nv_large` and `nv_small` config recently, is that possible for you to release a `flatbuf` that can have rea…
-
Could you implement jerk control or some jerk relief by adding some intermediate point (or more) in the trapezoidal profile of acceleration?
I think something like acceleration is a part (example 1/3…
-
Could you add the PFB Clock Recovery Block from GNU RADIO. It contains a lot of filters which can be paralellized.
-
Found no OCI support for RISCV and so it's worth investing the possibility here.
https://github.com/containernetworking/plugins/blob/bd589992fbe0740418fcc7df7572bd98f4d759c0/scripts/release.sh#L24
…
-
Hey all,
I am also working on FPGA core for beagle G.
The things i have working so far;
- transactionalized fifo
- divider, plan to use same algo as beagle g
- spi interface
-
The co…
-
Sorry, if this is an offtopic, i'll move it to maillist if it's so. This is just common suggestions about "full metal runtime.js/nodejs" related to this #42 and this #43 issues.
Besides all feature…
danxn updated
9 years ago
-
Trying to run OKVIS on a dataset collected from a hand-held mobile device. Tracking fails and pose estimate drifts very rapidly.
The camera-IMU calibration has been done using Kalibr tookit (wherein …