-
[Chipyard](https://github.com/ucb-bar/chipyard) is a RISC-V SoC chisel framework. Since this core is also in chisel and open source, I think it is natural to add this core in chipyard. Is it possible …
-
## 说明
问题背景: https://gitee.com/openeuler/RISC-V/issues/I5LIYW
所需技能:
其它: 已经测试在 openEuler 24.03 LTS aarch64 上，没有这个现象。下载最新的镜像（如果有板子最好使用板子）: https://repo.tarsier-infra.isrc.ac.cn/openEuler-RISC-V/d…
-
Derived from: https://github.com/llvm/llvm-project/issues/66652
```cpp
#include
#include
void fill_i16(int16_t* a, int16_t v, size_t l) {
for (size_t i = 0; i < l; i++) a[i] = v;
}
```
…
-
-
Perhaps the primary alternative to this proposal that would try to solve the same original problem would be to add instructions that manipulate/expose the overflow flag directly from native hardware. …
-
Recently there has been a posting on one of the RISC-V mailing list about a RISC-V hardware test becoming available (see https://lists.riscv.org/g/software/message/175):
> Just a quick response to…
-
Hi,
when I was trying to build seal embedded library for riscv target, using riscv elf toolchain, which doesn't support shared libraries such as libgcc_s.so, I got the error complaining that -lgcc_s…
-
I hope this not an inappropriate use of the issues section, but I want to let you know that we've integrated **NVDLA** with an open-source **RISC-V SoC** (Rocket Chip) and the entire setup is running …
-
Nice simple interface.
Is it possible to implement these functionality to low cost RISC-V BLE micro controllers like CH582/CH583/CH592 and make it compatible with your app ?
https://github.com/o…
-
I purchased a Pioneer 1.3 bare board, and I am at a loss for how to get this thing to boot.
I have tried various combinations of the following RAM and boot media:
- 1 stick of NEMIX RAM MR25600-…