issues
search
nvdla
/
hw
RTL, Cmodel, and testbench for NVDLA
Other
1.67k
stars
560
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Corner related to PPA numbers
#372
RAMMOHAN18
opened
3 months ago
0
can any help me out how to go through CMOD (using systemc and tlm)(roadmap)
#371
mig9mili
opened
3 months ago
0
Error in building verif_trace_player (after the sysc step, in the simv step)
#370
shariethernet
opened
4 months ago
0
Error in building nv_small configuration (verif_trace_player)
#369
shariethernet
opened
4 months ago
0
Systemc error when building NVDLA Test Bench
#368
yanyicheng
opened
5 months ago
5
make: *** [/remote/sdg_fpga_ae_00/nikithav/ai_design/nvdla/hw/outdir/nv_full/spec/defs/project.def] Error 127
#367
nikitha-vasanth
closed
11 months ago
0
verilator build failed
#366
fasih0001
opened
11 months ago
0
Nvidia npu v
#365
Nasdaq3016
closed
1 year ago
0
what if m_mm == NULL when deleteGPMemManager is called?
#364
gxflying
opened
1 year ago
0
rams model clarification
#363
HaogeL
opened
2 years ago
1
fix #361
#362
KoenGoe
opened
2 years ago
0
Meaning Filehandle GEN1 opened only for input at /usr/share/perl5/IO/Tee.pm line 132.
#361
LuccaRoofthooft
closed
2 years ago
0
CNN models for nv_small
#360
mtsanic
opened
2 years ago
1
Problem with PReLU
#359
timzhang32
closed
2 years ago
0
How does the data and weight is handled in NVDLA?
#358
mtsanic
closed
2 years ago
1
nvdla hw
#357
timzhang32
closed
2 years ago
0
PDP doesn't support large images
#356
timzhang32
closed
2 years ago
0
Deploying a quantized network on NVDLA
#355
nainag
opened
2 years ago
1
Now, we can use nvdla to inference yolox.
#354
LeiWang1999
opened
2 years ago
0
[FEATURE REQUEST] DLA support for 3D conv
#353
dmenig
opened
2 years ago
0
Hh
#352
Zaljey
opened
2 years ago
0
Why sdp has two X module?
#351
FengJungle
opened
2 years ago
5
-build ready_for_test
#350
zhuzy106
opened
3 years ago
1
nv_small tmake building ready_for_test error
#349
shemadolev
closed
3 years ago
2
Did anyone use this workflow on zynq 7000 ?
#348
LeiWang1999
closed
3 years ago
1
Why current master branch does not support fp16 feature/weight datatype rtl generate
#347
LeiWang1999
closed
3 years ago
0
Simulation issues in Vivado
#346
Bliipie
opened
3 years ago
0
Psuedo-dual port RAM
#345
aparna1996
opened
3 years ago
1
Does CDMA Write Feature Data into CBUF?
#344
Hassan313
opened
3 years ago
0
HW Compilation Speed Up
#343
Hassan313
opened
3 years ago
0
VCS_HOME should be set appropriately based on the environment. What does it means?
#342
qaziullah
opened
3 years ago
5
Regarding IP creation for NVDLA using VIvado
#341
nagendra7890
closed
3 years ago
5
SDP_LUT feature support for nvdla_small
#340
nainag
opened
3 years ago
0
Synthesis hierarchical report
#339
ndy2
opened
3 years ago
0
Synthesis Questions
#338
ndy2
closed
3 years ago
1
A Question For RTL Code : tieoff_fifo_depth in different module has different values. How to understand the values?
#337
Scriabing
opened
3 years ago
0
How does the CMAC work for image input convolution in the test case of img_51x96x4_1x10x4x32_R8G8B8A8_int8_0? Is it different with direct convolution mode?
#336
qiuweishuai
opened
3 years ago
0
systemc header error
#335
ConstantPark
opened
3 years ago
2
RTL does not build with Verilator 4.039
#334
jameshanlon
opened
3 years ago
6
If we use synopsys dc tool for synthesis,what parameters we should define?
#333
topwangc
opened
4 years ago
0
Verilator error on master branch
#332
Sequner
closed
4 years ago
0
NVDLA INT8 Scaling
#331
hashimSharif
opened
4 years ago
0
NV_Small Ubuntu 18.04.3 Compilation Error
#330
Hassan313
opened
4 years ago
3
error after ./tools/bin/tmake -build verif_protection (Master branch)
#329
jasonlee1001
closed
4 years ago
0
what is Filehandle GEN1 opened only for input at /usr/local/share/perl/5.26.1/IO/Tee.pm line 132.
#328
thehalocline
opened
4 years ago
0
when I run ./tools/bin/tmake, it Died at ./tools/bin/tmake line 142.
#327
thehalocline
closed
4 years ago
1
NVDLA
#326
ting849560395
opened
4 years ago
0
how to enable cdma reg read and write.
#325
arvindhbti
opened
4 years ago
0
nv_small with FP16/32
#324
franout
opened
4 years ago
0
IRQ in nv_small
#323
franout
opened
4 years ago
0
Next