-
I followed your steps, but got errors
```
RROR: [Board 49-71] The board_part definition was not found for xilinx.com:vck5000:part0:1.0. The project's board_part property was not set, but the project…
HadXu updated
2 years ago
-
Hi, I am using sdsoc to create an accelerator. How can my accelerator on PL can read data from udmabuf ? Thanks !!!
-
Hi,
the current ARM GIC implementation ignores writes to the IGROUP register if the GIC is a revision 1 GIC. This is not the correct behaviour as a revision 1 GIC with TrustZone extension does have t…
-
thank you
-
## Instructions
This issue is used for tracking the progress of setting you up in our cluster. Please follow the instructions below.
1. Please sign up an account on https://id.ucla-vast.com/.
2…
-
Dear Professor Jiao,
I am currently working on your OpenWiFi project, primarily focusing on CSI extraction. I have encountered a couple of questions:
1. In the CSI extraction process, does it ha…
-
https://github.com/Xilinx/Vitis-AI/blob/996459fb96cb077ed2f7e789d515893b1cccbc95/dsa/DPUCAHX8H-XO/xo_release/src/kernel_DPUCAHX8H_1ENGINE.xml#L7
According to PG367, "DPU_AXI_1" is the interface for…
-
Hi !
I am using a Cypress PSoC board (https://www.cypress.com/documentation/development-kitsboards/cy8ckit-059-psoc-5lp-prototyping-kit-onboard-programmer-and) but I often simulate my circuits on Log…
-
user@user_host:/home/user/GIT/Vitis_Libraries/database/L3/tests/gqe/aggregate$ build_dir.hw.xilinx_u280_xdma_201920_3/test_q1.exe -L 20 -xclbin build_dir.hw.xilinx_u280_xdma_201920_3/gqe_aggr_part.xcl…
-
Hi, @dlmiles , @Kakadu , I'd like to report a vulnerability issue in **com.xilinx.rapidwright:qtjambi-linux64-gcc:4.5.2_01**.
### Issue Description
**com.xilinx.rapidwright:qtjambi-linux64-gcc:4.5.2…