-
### Describe the bug
Now highlightings of map and chan types are broken after updating to f2778bd:
Before they were:
### To Reproduce
1. Update to the latest version of `nvim-treesitter`…
-
If firrtl transform altered the top IO like https://github.com/sequencer/diplomatictester does.
The removed IO will still be elaborated to verilator API. since the IOs are set by
https://github.com/…
-
https://github.com/llvm/circt/actions/runs/3986148131/jobs/6834373298
```
-- Testing: 465 tests, 2 workers --
Testing: 0.. 10.. 20.. 30.. 40.. 50
FAIL: CIRCT :: Dialect/FIRRTL/lower-types.mlir …
-
-
According to https://github.com/llvm/circt/blob/c17842cf6db5c2091822d9956d1590a323b660fc/docs/VerilogGeneration.md?plain=1#L83, `disallowPackedArrays` should remove packed arrays from the Verilog outp…
-
Hi, while we was trying to compile CY designs using CIRCT & push it through tools (Genus), we found bugs in CIRCT that prevents us from doing this : async resets are being emitted in a way that synthe…
-
### Describe the highlighting problem
The syntax highlighting stops working after a certain characters combination in a `.bashrc` file.
### Example snippet that causes the problem
```sh
# en…
-
**Type of issue**: bug report
**Impact**: unknown
**If the current behavior is a bug, please provide the steps to reproduce the problem:**
`make ... -C rocket-chip/vsim verilog …
-
Quite a few mature codebases are still using Chisel's `BoringUtils` and the `firrtl.passes.wiring._` set of annotations to express cross-module references.
It seems that with the introduction of W…
-
**Type of issue**: other enhancement
**Impact**: unknown
**Development Phase**: request
**What is the use case for changing the behavior?**
There are three main issues:
1. Style…