-
**Is your feature request related to a problem? Please describe.**
After installing Fedora33 remix from Microsoft store and upgrading to Fedora 34 I lost any ability to run many Linux utilities becau…
-
I am running a Verilator model with the standard configuration, i.e. no FPU and no PULP extensions.
If I read one of the FPU CSRs, then I will get the value last read from a CSR and all subsequent …
-
## Introduction
Forastero currently provides drivers, monitors, and scoreboards but provides no infrastructure for generating sequences of transactions to push through drivers and monitors.
The …
-
(First off, sorry if this isn't the correct place to ask this)
I am trying to create a controller for the switch, and ideally i'd want the same arduino checking buttons and communicating with the swi…
-
Hey I'm working on a project that needs to convert a forum from BBcode to Markdown, there are some items not handled here. I know this project is quite old. Would you be interested in PR's or would yo…
-
The combinatorial LFSR module works perfectly in the following testbench:
```
`timescale 1ns/1ns
`include "../rtl/lfsr.v"
module lfsr_tb();
reg [7:0] data_in;
reg [31:0] state_in;
wire [7:0…
-
Hey,
First, complements... Very useful module :)!
I've been looking at integrating the SystemVerilog module in a project and came across a couple of problems (didn't simulate the design with this …
-
### Version
0.46+135
### On which OS did this happen?
ubuntu22.04
### Reproduction Steps
My Verilog original design is as follows：
```
module top
(y, clk, wire3, wire2, wire1, wire0)…
-
@mariodruiz Hi,
I am trying to simulate the TOE on Vivado HLS and have run into few problems. I see the simulation requires at least 3 arguments; a 0 or 1 and 2 pcap files. I also can find 3 pcap fil…
ghost updated
3 years ago
-
Compiling for FPGA. This process may take a long time, please be patient.
Error (184036): Cannot place the following 204 DSP cells -- a legal placement which satisfies all the DSP requirements could …