issues
search
YosysHQ
/
yosys
Yosys Open SYnthesis Suite
https://yosyshq.net/yosys/
ISC License
3.5k
stars
895
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
read_rtlil: Warn on assigns after switches in case rules
#4765
georgerennie
opened
18 hours ago
7
verific : VHDL assert DFF initial value set on Verific library patch
#4764
mmicko
opened
1 day ago
0
Add Optimization Barriers
#4763
georgerennie
opened
1 day ago
3
tests: replace read_ilang with read_rtlil
#4762
georgerennie
closed
2 days ago
3
Measure global_id_index_ construction overhead
#4761
widlarizer
opened
2 days ago
0
Rename techmap
#4759
widlarizer
opened
2 days ago
0
Usable gtest
#4758
widlarizer
opened
2 days ago
0
Makefile: add YOSYS_VER and friends to CXXFLAGS for plugin compat che…
#4757
widlarizer
opened
2 days ago
0
Gowin: add GW2A and GW5A cells
#4755
pepijndevos
closed
2 days ago
2
Fix `editline` Makefile
#4754
akashlevy
closed
4 days ago
2
`write_verilog`: Fix `O(N^2)` port dumping to `O(N)`
#4753
akashlevy
closed
4 days ago
6
write_verilog: Lower `$bwmux` in expr mode
#4752
povik
opened
6 days ago
1
`write_verilog` does not replace bwmux instances
#4751
7FM
opened
6 days ago
3
pyosys: dereference cpp objects when constructing a tuple
#4750
georgerennie
opened
1 week ago
0
Inconsistent simulation before and after yosys synthesis(3)
#4749
iagrigorov
closed
1 week ago
1
Inconsistent simulation before and after yosys synthesis(2)
#4748
iagrigorov
closed
1 week ago
1
Inconsistent simulation before and after yosys synthesis(1)
#4747
iagrigorov
closed
1 week ago
2
synth_gatemate: Ensure proper mapping of multiplexers
#4746
pu-cc
closed
6 days ago
1
cxxrtl: strip `$paramod` from module name in scope info
#4745
whitequark
opened
1 week ago
0
clockgate: add -liberty
#4744
widlarizer
closed
2 days ago
1
Inconsistent simulation before and after yosys synthesis
#4743
iagrigorov
closed
1 week ago
1
Print a note about finding attribute (* top *) in hierarchy
#4742
nakengelhardt
opened
1 week ago
1
Add `splitfanout` pass
#4741
akashlevy
opened
1 week ago
0
Add `muldiv_c` and `muxadd` peepopts
#4740
akashlevy
opened
1 week ago
1
Include stdlib.h for `abort()`
#4739
hzeller
closed
2 days ago
2
Internal Yosys nodes not removed
#4738
ashkanr65
opened
1 week ago
9
Support `abc9_box` on ordinary modules in abc_new
#4737
povik
opened
1 week ago
0
portarcs: New command to derive propagation arcs
#4736
povik
closed
1 week ago
4
synth_quicklogic: add -noflatten option
#4735
nakengelhardt
opened
1 week ago
0
Fix bug when setting Verific runtime string flags.
#4734
mikesinouye
closed
1 week ago
3
Fix setting bits of parameters in setundef pass
#4733
kamilrakoczy
opened
1 week ago
0
Module parameters are not affected by setundef pass
#4732
kamilrakoczy
opened
1 week ago
0
Integrate guidelines folder into documentation
#4731
KrystalDelusion
opened
1 week ago
0
Improvements for downstream-distro maintainability.
#4730
KrystalDelusion
opened
1 week ago
0
cxxrtl: use debug attrs of alias not aliasee
#4729
rroohhh
closed
1 week ago
0
filterlib: preserve value quotes
#4728
widlarizer
closed
1 week ago
0
bufnorm: preserve constant bits when mapping back to connections
#4727
georgerennie
closed
1 week ago
0
cxxrtl: escape double quotes in c strings
#4726
rroohhh
closed
1 week ago
2
yosys docs vs. downstream distro-package maintainability
#4725
gsomlo
opened
1 week ago
12
verific: fix blackbox regression and add test case
#4724
mmicko
opened
2 weeks ago
0
rtlil: Adjust internal check for `$mem_v2` cells
#4723
povik
closed
3 days ago
0
muxcover generates x states
#4722
miradarya
opened
2 weeks ago
0
kernel/drivertools.h: avoid maybe-uninitialized compile warnings
#4721
ldoolitt
opened
2 weeks ago
2
bufnorm: preserve constant bits driving wires
#4720
georgerennie
closed
2 weeks ago
1
add select option for write_json
#4719
AdamLee7
closed
3 days ago
7
add write_json select module option
#4718
AdamLee7
closed
2 weeks ago
0
Include cstdlib for free()
#4715
hzeller
closed
1 week ago
0
proc_dff: fix early return bug
#4714
georgerennie
closed
2 days ago
4
Reduce compiler warnings when building yosys
#4713
ldoolitt
opened
2 weeks ago
1
handling of register arrays broken after bdb5d45591d7501825349bedcb2952d0b80a1112
#4712
gadfort
closed
2 days ago
8
Next