issues
search
YosysHQ
/
yosys
Yosys Open SYnthesis Suite
https://yosyshq.net/yosys/
ISC License
3.5k
stars
895
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
write_btor: support $buf
#4711
georgerennie
opened
2 weeks ago
1
Incomplete Warning Messages After Yosys Synthesis
#4710
jiangshuirou
closed
2 weeks ago
1
functional, glift: use fold overload of IdString::in instead of pool …
#4709
widlarizer
closed
1 week ago
0
Yosys does not accept module port lists with .port_identifier
#4708
ldoolitt
opened
2 weeks ago
1
stat: Drop unused field
#4707
povik
closed
2 weeks ago
0
Adjust `keep_hierarchy` behavior
#4706
povik
opened
2 weeks ago
3
Emphasise that read_verilog doesn't lint
#4705
KrystalDelusion
closed
4 days ago
0
Remove references to ilang
#4704
KrystalDelusion
closed
2 weeks ago
0
pyosys: support ObjRange
#4703
georgerennie
closed
1 week ago
3
Document `cellmatch -derive_luts` option
#4702
povik
closed
2 weeks ago
0
pyosys generator: ignore attributes
#4701
georgerennie
closed
2 days ago
0
Add `select -list-mod`
#4700
povik
closed
2 weeks ago
0
pyosys: catch boost::python::error_already_set
#4699
georgerennie
closed
2 days ago
4
dfflibmap: enable inference
#4698
Ravenslofty
closed
1 week ago
11
frontends/ast.cc: special-case zero width strings as "\0"
#4697
georgerennie
closed
2 weeks ago
0
Yosys seems to be inconsistent with the original design.
#4696
smlz123
closed
2 weeks ago
12
Yosys seems to be inconsistent with the original design.
#4695
smlz123
opened
3 weeks ago
3
null
#4694
smlz123
closed
3 weeks ago
0
Yosys seems to be inconsistent with the original design.
#4693
smlz123
closed
3 weeks ago
8
segfault in proc_dlatch when latch is driven by conflicting drivers
#4692
gadfort
opened
3 weeks ago
0
extract_fa: Fix `xor3`/`xnor3` inversion bug
#4691
hovind
opened
3 weeks ago
0
Segfault in XAIGER
#4689
Periodic1911
opened
3 weeks ago
0
Yosys crash: Signal `\A' with invalid width range -1 in cells_map.v"
#4687
1353369570
opened
3 weeks ago
1
Yosys lacks a warning for a port being driven by 0.
#4686
jiangshuirou
closed
3 weeks ago
4
aiger2: Fix open-coded constants
#4685
povik
closed
3 weeks ago
0
qwp: remove
#4684
Ravenslofty
closed
3 weeks ago
0
Respect $SOURCE_DATE_EPOCH in generate_bram_types_sim.py
#4683
keszybz
opened
4 weeks ago
1
read_liberty extensions
#4682
povik
closed
4 days ago
4
yosys-filterlib misformats string values
#4681
povik
closed
1 week ago
0
Makefile: add -rdynamic on macOS to fix plugins with LTO
#4680
widlarizer
closed
2 weeks ago
1
readme: tell macOS users to use brew clang with LTO
#4679
widlarizer
closed
2 weeks ago
0
Start Tcl design inspection methods
#4678
povik
opened
1 month ago
0
opt_merge: hashing performance and correctness
#4677
widlarizer
opened
1 month ago
3
CI: make CI continue even if brew objects
#4676
mmicko
closed
1 month ago
0
yosys: fix pyosys initialization segfault
#4675
widlarizer
closed
3 weeks ago
2
'synth_intel' command,synthesis result is wrong
#4673
CL-liao
opened
1 month ago
1
driver: fix special args passing to tcl and python
#4672
widlarizer
closed
1 month ago
3
py_wrap: implement nested class definitions
#4671
widlarizer
closed
1 month ago
5
Pyosys build breaks: Const has no member named 'operator*'
#4670
widlarizer
closed
1 month ago
0
cxxopts migration broke Tcl argument passing
#4669
povik
closed
1 month ago
1
actions: vendor sources with submodules for releases
#4668
widlarizer
closed
1 month ago
0
verilog_parser: silence yynerrs warning
#4667
widlarizer
closed
1 month ago
0
misc/yosys-config.in: don't use the non-portable '==' operator with test(1)
#4666
thorpej
closed
1 month ago
1
misc/yosys-config.in uses an non-portable test(1) operator
#4665
thorpej
closed
4 weeks ago
1
Assert `flow.wire_comb_defs[it].size() == 1` in `write_cxxrtl`
#4664
rroohhh
opened
1 month ago
2
Add simulation model for Xilinx BRAM
#4663
sifferman
opened
1 month ago
0
Add tri-state support for const eval and add tribuf -propagate option
#4661
Rodrigodd
opened
1 month ago
0
Any link_design equivalent or alternative?
#4660
redpanda3
closed
1 month ago
2
cxxopts: https submodule
#4659
widlarizer
closed
1 month ago
0
cxxrtl: fix handling of 0-bit variables in `vcd_writer.sample()`.
#4657
jfng
closed
1 month ago
3
Previous
Next