-
_Originally posted by @Rot127 in https://github.com/capstone-engine/capstone/pull/2523#pullrequestreview-2395323823_
Need to fix all `fixme` in `tests/details/tricore.yaml`
-
Hello,
I was successfully able to use the ASUpdater.py script to generate the inc files for Arm. However, when I try the same with RISCV, I am getting the following issue.
`
python3.11 ./Upd…
F1o0T updated
2 weeks ago
-
### Work environment
| Questions | Answers
|------------------------------------------|--------------------
| OS/arch/bits | x86_64 Ubun…
-
**Note to x86**: `x86` is not part of this list, because we can not generate all tables in C.
Refer to https://github.com/capstone-engine/llvm-capstone/issues/13 for details.
**Note about changes …
-
### Work environment
| Questions | Answers
|------------------------------------------|--------------------
| OS/arch/bits | x86_64 Ubun…
-
**Project description**
A GUI open-source assembly emulator-based debugger. Mainly for reverse engineering and learning assembly. Under development, aims to support all major architecture. Powered …
-
Until we figured how to reuse the code using linking or Meson subprojects, it's better to update the binutils code in Rizin to support more instructions. The current code is very old.
Pieces from *…
-
Currently Xtensa support is pretty basic and is based on the binutils code.
- [x] Implement Xtensa in Capstone: https://github.com/capstone-engine/capstone/issues/2015
- [ ] Port Xtensa plugin to …
-
We had now several times that the CI in Capstone is fine with several build warnings, but external projects are not.
For `v6` or at least `v7` we should be able to compile CS without any build warn…
-
### Work environment
| Questions | Answers
|------------------------------------------|--------------------
| OS/arch/bits | Mac OS …