-
Getting the following error when running `make`:
```
ERROR: Unable to find legal placement for all cells, design is probably at utilisation limit.
```
It does, indeed, appear that some compone…
-
After waiting a few days without a response from Lattice for a free license, I decided to move forward without Icecube2 (Linux is more convenient for me, anyway!)
I've installed icestorm and the re…
-
Hey, despite Symbiflow mentioning ice40 support based on icestorm being supported, there seems to be no mention of it in this repo.
Is this anywhere on the radar?
-
Hi!
I'm still playing with getting vtr working with iCE40 like architectures. The iCE40 has the idea that you have span4 and span12 lines which are not directly connected to the logic slices, I've …
-
# Version:
nextpnr-ice40 -- Next Generation Place and Route (git sha1 2898d81)
# Input:
```verilog
// look in pins.pcf for all the pin names on the TinyFPGA BX board
module top (
i…
BigET updated
4 years ago
-
VPR is does timing driven packing and routing. Hence it needs to know the timing information.
The iCE40 timing information is already known thanks to project icestorm. We just need to import it int…
-
Hi, I made a slightly modified version of the board without much changing(downloading circuit unchanged), and now I have some problems with SRAM programming: moving R9 to R19 doesn't work. I'm using a…
-
It would be desirable to support copying content from an image using a variable/argument for specifying the image name. For instance:
```dockerfile
ARG REGISTRY='docker.io/hdlc'
FROM $REGISTRY/…
-
related to issue #1374... there's no reason to use either of these spells when bonfire does the same job better for 3 mana. [Reported by Wirednuke]
-
Ouput was this?
Any idea what's going on here?
Info: Device utilisation:
Info: ICESTORM_LC: 195891/ 7680 2550%
Info: ICESTORM_RAM: 8/ 32 25%
Info: …