verilog-to-routing vtr-verilog-to-routing issues

verilog-to-routing / vtr-verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

https://verilogtorouting.org

Other

979 stars 378 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Router Heap documentation update

#2634 nedsels closed 9 hours ago
1
Router Heap documentation update

#2633 nedsels closed 1 day ago
0
[CI] Upgrade Self-Hosted Runners Actions

#2632 AlexandreSinger opened 1 day ago
0
VTR_LOG to print Fc values for pins bug

#2631 saaramahmoudi closed 1 day ago
0
RR graph edge creation uses a incorrect switch type for decremental tracks

#2630 saaramahmoudi closed 9 hours ago
1
Removing warnings from libencrypt and libdecrypt

#2629 behzadmehmood-rs opened 3 days ago
0
Missing documentaion for some 3D-related tags and fields in the architecture reference

#2628 soheilshahrouz opened 4 days ago
0
Update BinaryHeap to FourAryHeap

#2627 nedsels closed 1 day ago
5
Remove `has_path_to_sink`

#2626 amin1377 opened 1 week ago
1
added default filename generation for input flat placement file

#2625 KA7E closed 1 week ago
0
CHAN Node Count - High Fanout RT

#2624 amin1377 closed 2 days ago
2
[WIP] 3D Placement Constraints

#2623 soheilshahrouz opened 1 week ago
1
[documentation] added how to debug build vpr documentation

#2622 robluo closed 1 week ago
1
Document how to build for debugging

#2621 vaughnbetz closed 1 week ago
2
legalizer documentation

#2620 KA7E opened 1 week ago
4
move lookup update to start_new_cluster... for consistency

#2619 KA7E closed 1 week ago
0
Fix segfault in atom_cluster_noc_group_check()

#2618 soheilshahrouz closed 1 week ago
2
cluster_placement.h is missing #include vpr_types.h

#2617 KA7E closed 2 weeks ago
0
yosys_update -> v0.38

#2616 amirarjmand93 opened 2 weeks ago
2
legalizer frontend

#2615 KA7E closed 1 week ago
4
See if simplifying the placement cost function slightly would speed up placement.

#2614 vaughnbetz opened 2 weeks ago
0
Loosen the minimum channel width and related metric pass characteristics for small circuits

#2613 vaughnbetz opened 2 weeks ago
1
high fanout routing to heap code -- only count CHANX and CHANY nodes to determine if enough has been added.

#2612 vaughnbetz closed 2 days ago
5
Remove has_path_to_sink

#2611 vaughnbetz opened 2 weeks ago
0
Enable VTR to flush stdout and stderr before assertion

#2610 robluo closed 2 weeks ago
0
enable option to force molecule placement on a specified primitive site

#2609 KA7E closed 2 weeks ago
3
Use Simple Place Delay Model By Default

#2608 amin1377 opened 2 weeks ago
4
Redundant Physical Type

#2607 amin1377 closed 1 week ago
2
Constant and inverter "replication" during packing

#2606 rs-dhow opened 2 weeks ago
2
[Docs] Updated Profiling VTR Section in Developer Guide

#2605 ueqri opened 2 weeks ago
2
[Route] Removed Unreachable Code

#2604 AlexandreSinger closed 2 weeks ago
1
Fix high rejection rate for constrained blocks during annealing

#2603 soheilshahrouz closed 4 days ago
9
Missing Output Port in BLIF File Generation Using ABC

#2602 kimiatkh opened 2 weeks ago
1
[Route] Added astar_offset Parameter

#2601 AlexandreSinger opened 2 weeks ago
3
[CI] Prevented Running the CI If Only the Documentation Is Updated

#2600 ueqri closed 2 weeks ago
4
document temp_cluster_noc_grp_id argument of start_new_cluster_for_mol

#2599 soheilshahrouz closed 3 weeks ago
0
Prevent running the CI if only the docs are updated

#2598 ueqri closed 2 weeks ago
2
[CI] Cleaned Up Artifacts and Resolved Deprecation

#2597 AlexandreSinger closed 2 weeks ago
2
Yosys Update -> v0.42

#2596 amirarjmand93 opened 3 weeks ago
9
Yosys Update -> Version 0.41[Latest]

#2595 amirarjmand93 closed 3 weeks ago
0
[Docs] Updated Subtree Docs for Upgrading Versions

#2594 AlexandreSinger closed 3 weeks ago
2
Test rr-graph write out and read in with a 3D architecture.

#2593 vaughnbetz opened 3 weeks ago
0
Update documentation for 3D arch switches

#2592 vaughnbetz opened 3 weeks ago
0
resolve merge conflicts.

#2591 tangxifan closed 3 weeks ago
0
add flat idx to pb_graph_node , populate in alloc_and_load_pb_graph

#2590 KA7E closed 2 weeks ago
7
[CI] Changed the Workflow Triggers

#2589 AlexandreSinger closed 3 weeks ago
2
Fix submodule init issue

#2588 soheilshahrouz closed 3 weeks ago
4
Update documentation (and code if needed) to make placement constraints 3D

#2587 vaughnbetz opened 3 weeks ago
1
Issue with git submodule update --init Command

#2586 amin1377 closed 3 weeks ago
1
add pin counting filter option to pack_mol_in_existing_cluster

#2585 KA7E closed 2 weeks ago
5