issues
search
KULeuven-MICAS
/
snax_cluster
A heterogeneous accelerator-centric compute cluster
Apache License 2.0
10
stars
9
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Fix the insertion of Pipeline Registers in SIMD
#394
xiaoling-yi
closed
1 week ago
0
Snitch Cacheable Region Modification
#393
IveanEx
closed
1 week ago
0
Fix gemm cp
#392
xiaoling-yi
closed
1 week ago
0
Add buffer for CSR response
#391
rgantonio
closed
1 week ago
5
fix-mem-size-in-gemmx-sw
#390
xiaoling-yi
closed
2 weeks ago
0
acc-gemmx-golden-model in snax util
#389
xiaoling-yi
closed
2 weeks ago
0
Fix bit-widths for Hypercorex
#388
rgantonio
closed
2 weeks ago
0
Update snax_cgra_cluster.hjson
#387
Konste11ation
closed
2 weeks ago
0
reduce reduce-fifo-depth for gemmx
#386
xiaoling-yi
closed
2 weeks ago
0
Fix the bug on the user_width
#385
Konste11ation
closed
2 weeks ago
0
CFG Modification for integration
#384
IveanEx
closed
2 weeks ago
0
Rename CFG file
#383
IveanEx
closed
2 weeks ago
2
change mill to sbt
#382
xiaoling-yi
closed
2 weeks ago
0
question
#381
jjl1075337132
closed
2 weeks ago
5
Fix simd cp
#380
xiaoling-yi
closed
2 weeks ago
0
Fake FPGA Implementation for bare snax cluster
#379
IveanEx
opened
3 weeks ago
0
program errors
#378
jjl1075337132
closed
2 weeks ago
6
Add explicit im2col sw and golden model
#377
xiaoling-yi
closed
3 weeks ago
0
Fix package name bug
#376
rgantonio
closed
3 weeks ago
1
Add test for non-interleaved memory space for conv
#375
xiaoling-yi
closed
3 weeks ago
0
split the gemmx-sw to matmul and conv test
#374
xiaoling-yi
closed
3 weeks ago
0
New affine address mapper in AGU for non-interleaved data access
#373
IveanEx
closed
3 weeks ago
0
Why is NrMasters = 3, and why can't it be configured automatically? I'm curious about the reasoning behind this decision.
#372
jjl1075337132
closed
4 weeks ago
3
Add observable pins per cluster
#371
rgantonio
closed
4 weeks ago
7
Remove bender sim targets for SYN and fix vsim preparation
#370
rgantonio
closed
1 month ago
2
Increasing spatial dim of C32 and D32 in GeMMX to 2
#369
xiaoling-yi
closed
1 month ago
1
Disable CDC for mace's cluster
#368
IveanEx
closed
1 month ago
0
add broadcast and disable c support for convolution in gemmx sw
#367
xiaoling-yi
closed
1 month ago
0
Fix Naming Conflict in ReaderWriter
#366
IveanEx
closed
1 month ago
0
Xyi/add cdc streamer
#365
xiaoling-yi
closed
1 month ago
3
Adding TQDM and Matplotlib to python requirements
#364
rgantonio
closed
1 month ago
0
AsyncQueue for Accelerators with slower Clocks
#363
IveanEx
closed
1 month ago
0
Modify writer's buffer to normal one instead of pipe one
#362
IveanEx
closed
1 month ago
1
Include mlir-cpu-runner in docker container
#361
JosseVanDelm
closed
1 month ago
2
Renaming of Chisel generated modules
#360
IveanEx
closed
1 month ago
0
New Datapath Extension: Broadcaster
#359
IveanEx
closed
1 month ago
1
fix DecoupledSplit1to2
#358
xiaoling-yi
closed
1 month ago
0
[WIP] Adding pipe registers within Snitch data path
#357
rgantonio
opened
1 month ago
0
inline start csr & start streamer-gemm together
#356
xiaoling-yi
closed
1 month ago
0
docker: add vcd-to-csv
#355
jorendumoulin
closed
1 month ago
1
Fix Tracer Bug
#354
IveanEx
closed
1 month ago
0
Fix CI snitch cluster
#353
rgantonio
opened
1 month ago
10
Improved Reader
#352
IveanEx
closed
1 month ago
2
snitch multichip simulation log
#351
IveanEx
closed
1 month ago
3
Add scale factor for each channel
#350
xiaoling-yi
closed
1 month ago
4
Add cluster cuts
#349
rgantonio
closed
1 month ago
1
Update DMA software
#348
IveanEx
closed
1 month ago
0
Add channel mask for add-c port in gemmx
#347
xiaoling-yi
closed
1 month ago
2
add cut in gemmx datapath
#346
xiaoling-yi
closed
1 month ago
0
Optimize ReaderWriter
#345
IveanEx
closed
1 month ago
2
Next