betrusted-io betrusted-soc issues

betrusted-io / betrusted-soc

Betrusted main SoC design

Other

139 stars 21 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Running betrusted_soc.py fails

#32 JamesTimothyMeech closed 1 year ago
19
Add instruction to install Rust target which is required

#31 Hoverbear closed 2 years ago
1
Correct betrusted_soc.py path in README.md

#30 Hoverbear closed 2 years ago
1
jtag highz feature

#29 mazsi-on-precursor opened 2 years ago
1
Cannot recursively clone submodules: enjoy-digital/black-parrot missing

#28 blakesmith closed 2 years ago
3
COM bus instability

#26 bunnie closed 12 months ago
1
Recursive clone references non-existent repositories

#25 vmedea closed 3 years ago
1
secp256k1 crypto core

#24 ediliziosantrapa opened 3 years ago
3
Refactor TRNG interface

#23 bunnie closed 3 years ago
1
Fix broken asciidoc links, copyright dates

#22 tindleaj closed 4 years ago
1
add IP simulations to CI

#21 bunnie closed 4 years ago
1
split sim directory to a new repo

#20 bunnie closed 4 years ago
1
WDT: Add Watchdog Timer

#19 xobs closed 3 years ago
2
RTC: update API to r/w time codes in one block

#18 bunnie closed 3 years ago
1
Build boot code CI script

#17 bunnie closed 4 years ago
2
Configure CI NUC

#16 bunnie closed 4 years ago
4
Get NUC for CI framework

#15 bunnie closed 4 years ago
1
try new readpac32 macro

#14 bunnie closed 4 years ago
1
TRNG and crypto cores

#13 DurandA closed 3 years ago
22
betrusted-soc/CRG: use LiteX's S7MMCM and remove slow_clock mode

#12 enjoy-digital closed 4 years ago
6
CRG: use LiteX's S7MMCM ?

#11 enjoy-digital closed 4 years ago
3
FPGA constraints: let Vivado derivate automatically more timing constraints?

#10 enjoy-digital closed 4 years ago
6
Change the HTTP links in CONTRIBUTING.md to HTTPS

#9 cyrozap closed 4 years ago
1
Make efuse-ecc more Rust-y

#8 cyrozap closed 4 years ago
1
Another small FPGA/SoC cleanups

#7 enjoy-digital closed 4 years ago
5
Small cleanups

#6 enjoy-digital closed 4 years ago
5
Security: Plundervolt

#5 dumblob closed 4 years ago
1
Implement power cycling while plugged in

#4 bunnie closed 3 years ago
1
Page read burst length is shorter than expected

#3 bunnie closed 3 years ago
2
LCD_FB is hard coded

#2 bunnie closed 4 years ago
0
dirty bits on LCD HAL doesn't work

#1 bunnie closed 5 years ago
1