issues
search
darklife
/
darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
BSD 3-Clause "New" or "Revised" License
2.1k
stars
282
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Update build.sh
#69
llTurtle22ll
closed
8 months ago
1
Enabling __INTERACTIVE__ option when running make file
#67
jones6a9
opened
11 months ago
2
libncursesw-dev does not exist
#66
srinisy-22
closed
11 months ago
35
Expected data bus latency?
#65
rdb9879
closed
11 months ago
1
Add fusesoc definition
#63
racerxdl
closed
1 year ago
1
added ice40hx8k for lattice breakout board and scripts for yosys/next…
#62
splinedrive
closed
1 year ago
1
added ice40hx8k for lattice breakout board and scripts for yosys/next…
#61
splinedrive
closed
1 year ago
1
fix ecp5 typo
#60
splinedrive
closed
1 year ago
1
added ecp5 fpga boards
#59
splinedrive
closed
1 year ago
1
New board: Alinx AX309
#56
RossComputerGuy
opened
2 years ago
1
Update src/coremark/README.md
#54
vgegok
closed
2 years ago
0
START HERE!
#52
samsoniuk
opened
2 years ago
0
Running CoreMark benchmark in DarkRISCV, And Change 'src' directory structure
#51
vgegok
closed
2 years ago
13
Add coremark support and Change directory structure
#50
vgegok
closed
2 years ago
0
Running CoreMark benchmark in DarkRISCV!
#49
samsoniuk
closed
2 years ago
13
[BUG] boot.s printf data@ is "_heap+4"
#48
vgegok
closed
2 years ago
3
Add support for Scarab miniSpartan6-plus LX9
#47
vgegok
closed
2 years ago
1
Why set two general-purpose register groups
#46
vgegok
closed
2 years ago
18
boards: add papilio_duo_logicstart support
#45
piso77
closed
2 years ago
1
Fix 404 error
#44
robertoalcantara
closed
2 years ago
1
bus bridge to AXI
#43
samsoniuk
opened
2 years ago
0
replace all defines by parameters
#42
samsoniuk
opened
2 years ago
1
disable default nettype
#41
samsoniuk
closed
2 years ago
1
WIll you be willing to add dcumentation on memories ?
#40
bhawandeepsingh
closed
3 years ago
2
fixed markdown typo
#39
gsilos
closed
3 years ago
0
added board and vivado links
#38
gsilos
closed
3 years ago
0
Trace.py improvements - print source and/or assembly
#37
zmeiresearch
closed
3 years ago
2
Makefile convenience fixes and an utility to create a backtrace
#36
zmeiresearch
closed
3 years ago
1
Fix building example code with new gcc (v10)
#35
kingsumos
closed
3 years ago
1
Problem with sample firmware
#34
monideepbora
closed
11 months ago
7
Verilator Support
#33
samsoniuk
closed
11 months ago
0
Is this board named khc40gbe_k420?
#32
YangWang92
opened
3 years ago
9
Works on DE0 Nano Altera Cyclone IV
#31
abehnke
closed
11 months ago
18
Setup Instruction
#30
jeshu54
closed
4 years ago
1
Expanding the DarkRISCV Family!
#29
samsoniuk
opened
4 years ago
0
Compiling error
#28
jeshu54
closed
11 months ago
8
"srai" instruction doesn't work on ISE/Spartan 6
#27
yur7aev
closed
4 years ago
4
Support for Lattice XP2 Brevia board
#26
zmeiresearch
closed
4 years ago
4
issue type of data in the struct DARKIO
#25
wya2017
closed
4 years ago
1
Add initial support for Olimex iCE40HX8K-EVB
#24
Forty-Bot
opened
4 years ago
4
Development tool install error
#23
kunjalan
closed
4 years ago
2
Merge pull request #1 from darklife/master
#22
elfmedy
closed
5 years ago
0
mixed little/big-endian
#21
samsoniuk
closed
5 years ago
1
big-endian support working on simulation only
#20
samsoniuk
opened
5 years ago
5
Some suggestion
#19
hyf6661669
closed
11 months ago
2
Be confusing about interrupt
#18
thomascp
closed
2 years ago
10
stdio.c bugs
#17
samsoniuk
closed
5 years ago
0
I am curious about weird bug appears to be related to the "sw ra,12(sp)" instruction.
#16
thomascp
closed
5 years ago
3
Adding a In-System Programmability(ISP) function?
#15
hyf6661669
closed
11 months ago
3
Problem in src/Makefile
#14
hyf6661669
closed
5 years ago
1
Next