Project to connect one or several Keyboard 6040s to CAN. This project replaces the 6021 in your system.
To find out more about how to use the c6021light, take a look at the User Manual.
When a button on the Keyboard is released, the Keyboard generates a "Power Off" command. Unfortunately, the command does not directly translate to CAN. On CAN, commands are always sent to the address of a specific accessory. The Keyboard 6040 however addresses 8 accessories at once. There is a heuristic in the software to guess the address of the accessory to turn off. However, this heuristic can be tricked and a power off command may not be sent to the correct address.
Please make sure to independently limit the Power On time of all accessories.
The Keyboard operates on 8V. Note that its power draw is quite significant at about 120mA for a single device.
The I2C bus operates at 5V.
Belegung der Buchse (Keyboard 6040 links)
SDA SCL STOP GO INIT 8V 8V
2b 4b 6b 8b 10b 12b 14b 16b
2a 4a 6a 8a 10a 12a 14a 16a
GND GND GND GND GND GND GND GND
Federleiste DIN 41612 32-pol B/2 z.B. ept 102-90065
http://dl1zax.selfhost.de/ATMega/PDF/6022.pdf
Zitat von Dr. König's Märklin-Digital-Page (Text von Walter Fiedler):
Für die Übertragung von Weichenstellbefehlen genügen drei Byte als Schaltanforderung.
Es sind dies die Bytes für Empfänger (Zentrale), Keyboard-Nr. (0 bis 15) und das Datenbyte.
Das Datenbyte enthält die Angabe der Decoder-Ausgangsnummer (Bits 0 bis 3) und der Decoder- Teiladresse (Bits 4 und 5).
Mit Bit 0 wird die Schaltrichtung bestimmt (0=Rot, 1=Grün), mit Bit 3 wird der Schaltstrom eingeschaltet.
Da mit einem Keyboard (6040) vier Decoder angesprochen werden können, bestimmen die Bits 4 und 5, um welche Vierergruppe von Tastenpaaren und somit für welchen der vier für dieses Keyboard zuständigen Decoder sich der Schaltbefehl handelt.
Bei der Bildung der realen Decoder-Adresse (im binären Zahlenformat) stellen diese zwei Bits die Bits 0 und 1 dar. Die vier Bits der Keyboard-Adresse bilden dann die Bits 2 bis 5 der Decoder-Adresse. Diese Decoder-Adresse wird noch um 1 erhöht, da die Decoder-Adressierung im Märklin Digital-System immer mit der Adresse "01" beginnt. Somit können maximal 64 Decoder im Bereich von "01" bis "64" angesprochen werden.
Aufbau des Datenbytes:
Bit 0 = Schaltrichtung, 0=Rot, 1=Grün
Bit 1 = Decoderausgang LSB (Least Significant Bit)
Bit 2 = Decoderausgang MSB (Most Significant Bit)
Bit 3 = Schaltstrom, 0=aus, 1=ein
Bit 4 = Decoder-Teiladresse LSB
Bit 5 = Decoder-Teiladresse MSB
Aufbau der Schaltanforderung:
Empfänger Sender Datenbyte Stoppbits
1111 1110 0 001X XXX0 0 00XX XXXX 0 10
Zentrale Q Geräte-Adr. Q Q
Die Bestätigung von der Zentrale lautet:
Empfänger Sender Datenbyte Stoppbit
001X XXX0 0 1111 1110 0 00XX XXXX 0 0
Geräte-Adr. Q Zentrale Q Q
Sequenz
Taste 0 rot
0xfe 0x20 0x08
0x20 0xfe 0x08 (Osci wA 0x10 -> Data 0x20)
Devices communicate over I2C. The system is multi-master, i.e., any device that has data to send as as a master. Read from slave devices is not used.
The message format for Keyboards (Accessory commands) is as follows:
receiver sender data
Note that I2C addresses are 7 Bit. However, the above mentioned fields are all 8 bit. In practice, this results in the fact that the receiver address and sender address are shifted by 1 bit. In the following, all addresses are given as their I2C slave address repesentation (i.e., the value observed in the receiver field).
The data byte is constructed as follows:
[0 0 Decoder_MSB Decoder_LSB Power Output_MSB Output_LSB Direction]
Addressing on decoders on I2C is centered around the original approach, where a decoder had one decoder address (set with DIP switches) and eight outputs. The KEyboard Address together with the Decoder* bits identify a decoder. The Output* bits together with the Direction bit identify one output of the decoder.
Modern Systems use individually addressable decoders (Keyboard Address + Decoder* + Output*) and treat the direction separately.
The Keyboard does not need any initialization. As soon as 8V are applied to one of the power pins and the I2C lines are pulled up to 5V (a 10k resistor on each line does the job) it starts up and the turnout indicators set at the last shutdown light up.
When a button is pressed, a message is sent to the Central Unit. When no Device with the address
of the Central Unit is present on the bus, the receiver
byte will not be Acknowledged. In this
case, the Keyboard will abort transmission of the remaining bytes. It will then try resend the
message immediately and indefinitely, possibly blocking the bus.
If the message is received (i.e., a device with the address of the Central Unit is present on the bus and ACKs the bytes), the Keyboard expects a response. If the response is not received, it resends its original request indefinitely about once per second.
If no response is received, the indicators on the Keyboard don't change. Also, pressing additional buttons has no effect. The Keyboard is stuck processing the original request. If a response is received even when no corresponding request was sent, the indicators always change and no further processing takes place on the Keyboard.
When a button is pressed, a "Power ON" message is sent. When a button is released, a "Power OFF" message is sent. However, due to the Decoder-Based addressing scheme, the "Power Off" message is not addressed towards a specific turnout but towards the decoder Address, i.e., all 8 outputs are considered to be unpowered.
Looking from the top, the lines on the LocoNet connector are as follows:
6 5 4 3 2 1
PWR GND DATA DATA GND PWR
+8V 0V +14V +14V 0V +8V (Measured from IB1)
+9V 0V +8,7V +8,7V 0V +9V (Measured with J31/J32 closed, 10V supply voltage)
+11,4V 0V +10V +10V 0V +11,4V (Measured with J31/J32 closed, 12V supply voltage)
Recorded from IB1.
Request dispatch form FREDI, no Slot in dispatch:
LN RX: ba 0 0 45 [OPC_MOVE_SLOTS] 0 -> 0
LN RX: b4 3a 0 71 [OPC_LONG_ACK]
Dispatch engine 50 on IB1:
LN RX: b5 1 10 5b [OPC_SLOT_STAT1] Slot: 1 Stat1: 0x10
LN RX: bf 0 32 72 [OPC_LOCO_ADR] Addr 50
LN RX: e7 e 1 10 32 0 0 7 0 0 0 10 4 26 [OPC_SL_RD_DATA] Slot: 1 Stat: 16 Addr: 50 Speed: 0 Dirf: 00 ...
LN RX: ba 1 0 44 [OPC_MOVE_SLOTS] 1 -> 0
LN RX: e7 e 1 20 32 0 0 7 0 0 0 10 4 16 [OPC_SL_RD_DATA] Slot: 1 Stat: 32 Addr: 50 Speed: 0 Dirf: 00 ...
Request dispatch from FREDI, Engine 50 in dispatch:
LN RX: ba 0 0 45 [OPC_MOVE_SLOTS] 0 -> 0
LN RX: e7 e 1 30 32 0 0 7 0 0 0 10 4 6 [OPC_SL_RD_DATA] Slot: 1 Stat: 48 Addr: 50 Speed: 0 Dirf: 00 ...
LN RX: ef e 1 30 32 0 0 7 0 0 0 10 4 e [OPC_WR_SL_DATA] Slot: 1 Stat: 48 Addr: 50 Speed: 0 Dirf: 00 ...
LN RX: b4 6f 7f 5b [OPC_LONG_ACK]
connect 6021 light connects the following bus systems:
In the future:
There should be a central routing task that iterates over all ingress ports and if data is available, forwards the data over the respective egress ports.
Ingress and Egress may be polling-based (e.g., CAN) or interrupt-based (e.g., I2C, LocoNet). Also, input may be driven by concurrent tasks (Serial?). Polling-based operation complicates scheduling, as the routing task can never go to sleep. It would be helpful if
As for Datastructures: Is there an ingress queue/egress queue per bus, or is there a central queue that also notes down the ingress bus?
Overall Tasks:
ISRs:
I2C ISR: