kenkendk sme issues - Githubissues

kenkendk / sme

Synchronous Message Exchange

MIT License

10 stars 3 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Bump SixLabors.ImageSharp from 3.1.4 to 3.1.5 in /src/Examples/NoiseFilter

#43 dependabot[bot] opened 2 months ago
0
Bump NewtonSoft.Json from 13.0.1 to 13.0.2 in /src/SME.Tracer

#42 dependabot[bot] closed 5 months ago
2
Bump NewtonSoft.Json from 13.0.1 to 13.0.2 in /src/SME.AST

#41 dependabot[bot] closed 5 months ago
2
Updated version numbers, build script and nuspec files

#23 ToddThomson closed 5 years ago
1
How to Model/connect Components with Bus Interfaces with Subset of Sgnals?

#22 ToddThomson opened 5 years ago
1
SimpleComponents Sample with .BuildCSVFile() Fails

#21 ToddThomson opened 5 years ago
1
Status

#20 ToddThomson opened 5 years ago
9
Fix the C++ generated code timings

#19 kenkendk closed 6 years ago
0
Handle the reset cycle in VHDL

#18 kenkendk closed 6 years ago
1
Warn if no busses are marked top-level

#17 kenkendk opened 6 years ago
0
Fixed cases where uint larger than int.MaxValue is not converted to bitstring

#16 kenkendk closed 6 years ago
1
Support for break in for loops

#15 kenkendk opened 7 years ago
0
Support for setting ranges on integer variables

#14 kenkendk opened 7 years ago
0
Create unittests for range-limited types

#13 kenkendk opened 7 years ago
0
Floating point support

#12 kenkendk opened 7 years ago
0
Bit fiddling / slicing help

#11 kenkendk opened 7 years ago
0
Common IP wrapper

#10 kenkendk opened 7 years ago
1
Change to dynamic network exploration

#9 kenkendk closed 6 years ago
1
Fix the code generator to support the MS compiler in release mode

#8 kenkendk closed 6 years ago
1
Rename `OnTick`

#7 kenkendk opened 7 years ago
0
Top level export file in VHDL should use `std_logic` and `std_logic_vector`

#6 kenkendk closed 6 years ago
0
Add pin mapping support

#5 kenkendk opened 7 years ago
0
Add AXI interface generator

#4 kenkendk opened 7 years ago
0
Make a test case for enum to number (and vice versa) conversion

#3 kenkendk opened 7 years ago
0
Clock issues

#2 kenkendk closed 6 years ago
1
Problems with generating VHDL for processes nested in classes

#1 carljohnsen opened 7 years ago
1