issues
search
kuznia-rdzeni
/
coreblocks
RISC-V out-of-order core for education and research purposes
https://kuznia-rdzeni.github.io/coreblocks/
BSD 3-Clause "New" or "Revised" License
37
stars
16
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
ROB refactor
#655
tilk
closed
7 months ago
0
Internal Interrupt Controller
#654
piotro888
closed
5 months ago
9
Scheduler refactor
#653
tilk
closed
7 months ago
0
Flexible CSRs
#652
piotro888
closed
7 months ago
0
Type CoreConfiguration.replace
#651
piotro888
closed
7 months ago
0
Make assign stricter
#650
tilk
closed
7 months ago
0
Add support for 'fence.i' instruction
#649
xThaid
closed
7 months ago
0
Turn off printing pytest logs
#648
lekcyjna123
closed
7 months ago
0
Fix LSU FENCE issue
#647
tilk
closed
7 months ago
0
Support for UnionLayout in assign
#646
tilk
closed
6 months ago
0
Fix logging handler connection
#645
lekcyjna123
closed
7 months ago
1
Move tests after #620
#644
lekcyjna123
closed
7 months ago
1
Fix typo in assign.py
#643
xThaid
closed
7 months ago
0
Drop `unittest` from `TestCaseWithSimulator`
#642
lekcyjna123
closed
7 months ago
2
Cache cocotb-config
#641
tilk
closed
7 months ago
0
Support ArrayLayouts in assign
#640
tilk
closed
7 months ago
2
Add Pipe module
#639
xThaid
closed
7 months ago
0
Fix yet another bug in the instruction cache
#638
xThaid
closed
7 months ago
2
Add TaggedCounter
#637
xThaid
closed
7 months ago
0
Fix instruction cache refilling bug
#636
xThaid
closed
7 months ago
0
DummyLSU as a FU
#635
tilk
closed
7 months ago
0
FIFO reservation station
#634
tilk
closed
7 months ago
0
Instruction Fusion
#633
xThaid
opened
7 months ago
0
More metrics for RF, RS and ROB
#632
tilk
closed
7 months ago
1
Refactor RISC-V instruction models
#631
xThaid
closed
7 months ago
0
Superscalar frontend
#630
xThaid
closed
7 months ago
1
Add support for array layouts in the method layout
#629
xThaid
closed
7 months ago
4
Implement Zicond
#628
tilk
opened
7 months ago
2
Remove riscvmodel dependency
#627
lekcyjna123
closed
7 months ago
0
Fix formating to make dependats bot happy.
#626
lekcyjna123
closed
8 months ago
0
Bump black from 23.3.0 to 24.3.0
#625
dependabot[bot]
closed
7 months ago
0
Support for superscalarity in the instruction cache
#624
xThaid
closed
7 months ago
0
Allow parallel compilation of the verilated model
#623
tilk
closed
8 months ago
0
Update GH actions for Node 20
#622
tilk
closed
8 months ago
0
Add selecting network circuit
#621
xThaid
closed
7 months ago
0
Spring cleanup - coreblocks
#620
lekcyjna123
closed
8 months ago
0
Adding template to piplined multiplication
#619
Korbeusz
closed
6 months ago
0
Optimize submodule downloads in CI
#618
piotro888
closed
8 months ago
0
Split transactron core
#617
lekcyjna123
closed
8 months ago
5
Enable division and bit manipulation extensions in benchmarks
#616
xThaid
closed
8 months ago
4
Add B extension support to the toolchain Dockerfile
#615
xThaid
closed
8 months ago
2
Use Node.js 20 actions
#614
tilk
closed
8 months ago
0
Use division and bit extensions in IPC benchmarks
#613
tilk
closed
8 months ago
1
Destroy all records
#612
tilk
closed
8 months ago
0
Clean up pytest
#611
xThaid
closed
8 months ago
0
Single-core compilation of verilated core
#610
tilk
closed
8 months ago
2
Migration to amaranth.lib.wiring
#609
tilk
closed
8 months ago
0
Add CI runs for #604
#608
lekcyjna123
closed
8 months ago
0
Fix profiles on newer yosys version
#607
lekcyjna123
closed
8 months ago
1
Cache riscv-arch-test build
#606
piotro888
closed
8 months ago
0
Previous
Next