issues
search
perlindgren
/
syncrim
15
stars
4
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Squashed commit, updating egui version
#82
Spooky-Firefox
opened
3 hours ago
0
Add Windows, MacOS targets to CI, bump actions versions, fix clippy warnings
#81
onsdagens
closed
2 days ago
2
Temp fix for build fail on windows
#80
onsdagens
closed
2 days ago
2
Compilation failiure on windows
#79
Spooky-Firefox
opened
1 week ago
5
Merge with dev
#78
onsdagens
closed
3 weeks ago
4
RUSTSEC-2024-0014: `generational-arena` is unmaintained
#77
github-actions[bot]
opened
4 months ago
0
generic MMIO + CSR peripheral trait
#76
onsdagens
opened
4 months ago
0
Equi instr data rfstack
#75
onsdagens
closed
4 months ago
0
merge
#74
onsdagens
closed
4 months ago
0
Max history depth
#73
onsdagens
closed
3 months ago
1
Rtic
#72
onsdagens
closed
4 months ago
0
Equi instr data rfstack
#71
onsdagens
closed
5 months ago
0
Equi instr data rfstack
#70
onsdagens
closed
5 months ago
0
Merge with dev branch
#69
onsdagens
closed
1 month ago
0
Ensure Sequential output components come first in the sorted list
#68
onsdagens
closed
8 months ago
1
Instr mem
#67
onsdagens
closed
8 months ago
0
Merge pull request #62 from perlindgren/memview
#66
onsdagens
closed
8 months ago
0
Generic component library for Editor initialization
#65
onsdagens
closed
5 months ago
4
Adding RISCV instruction memory view
#64
onsdagens
closed
5 months ago
1
Fix CI
#63
onsdagens
closed
11 months ago
0
Add left side memory view
#62
onsdagens
closed
11 months ago
0
run halt modes
#61
perlindgren
closed
11 months ago
1
Halt/Breakpoint handling
#60
perlindgren
closed
2 weeks ago
1
Update workflow description
#59
onsdagens
closed
11 months ago
0
Return type
#58
perlindgren
closed
11 months ago
0
Cross compilation for target models.
#57
perlindgren
closed
11 months ago
2
Let cargo handle the compilation of RISC-V assembly
#56
onsdagens
closed
11 months ago
1
Make RISCV AUIPC use PC instead of PC+4
#55
onsdagens
closed
11 months ago
0
Add clap flags to the riscv example
#54
onsdagens
closed
11 months ago
0
Add toolchain prefix clap flag to riscv example
#53
onsdagens
closed
11 months ago
0
Simulation status
#52
perlindgren
closed
2 weeks ago
2
probe_edit fix
#51
perlindgren
closed
11 months ago
0
Probe constant
#50
perlindgren
closed
11 months ago
0
Adding rustfmt to CI checks
#49
onsdagens
closed
11 months ago
1
signal value refactor
#48
perlindgren
closed
11 months ago
0
Signal refactor
#47
perlindgren
closed
11 months ago
1
Adding rustfmt to the CI
#46
onsdagens
closed
11 months ago
1
Directory for `models`
#45
perlindgren
opened
11 months ago
5
Format experiment
#44
perlindgren
closed
11 months ago
0
Adding a (WIP) riscv32i model
#43
onsdagens
closed
11 months ago
4
ProbeAssert
#42
perlindgren
closed
11 months ago
0
Probe stim
#41
perlindgren
closed
11 months ago
0
Egui editor
#40
vaneri-9
closed
3 weeks ago
7
Set of new probes:
#39
perlindgren
closed
11 months ago
3
Signal
#38
perlindgren
closed
11 months ago
0
Decouple clock number from size of history (Max history depth)
#37
Freddo3000
opened
11 months ago
4
Vizia GUI refactoring, tabbed view
#36
Freddo3000
opened
11 months ago
1
Clean up branches
#35
Freddo3000
closed
11 months ago
2
Implementation of vector-based wires and absolute positions for them
#34
vaneri-9
closed
11 months ago
0
Reg file take2
#33
perlindgren
closed
11 months ago
0
Next