riscv riscv-bitmanip issues

riscv / riscv-bitmanip

Working draft of the proposed RISC-V Bitmanipulation extension

https://jira.riscv.org/browse/RVG-122

Creative Commons Attribution 4.0 International

204 stars 65 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Make occurs error:Failed to generate image: no implicit conversion of nil into String

#189 luyahan closed 11 months ago
0
Status of draft 0.93 instructions

#188 kostaspap88 opened 1 year ago
0
Provide overflow-detecting arithmetic instructions?

#187 lyphyser opened 1 year ago
1
Question about riscv32B and riscv64B performance improvement.

#186 lico614257 closed 1 year ago
3
cmov

#185 ryao opened 1 year ago
3
byteswap instructions

#184 ryao closed 1 year ago
1
Does MISA.B control zba/zbb/zbc/zbs?

#183 jrahmeh closed 1 year ago
2
strlen: Replace PTRLOG with explicit 3

#182 jones-drew closed 8 months ago
0
show opcode as 7-bits like all other insn for unzip and zip

#181 psherman42 closed 8 months ago
0
insn is I-type, opcode should be OP-IMM[-32] for zext.h

#180 psherman42 closed 8 months ago
1
Verilog source for the extension

#179 DuyTrandeLion opened 2 years ago
1
UTF encoding/decoding instructions

#178 CAFxX opened 2 years ago
1
Multiple OR / Multiple XOR (MMIX)

#177 zzo38 opened 2 years ago
0
Is there a instruction to implement bit reverse??

#176 yuyang-ok closed 2 years ago
2
Spec contains Zbkb instructions which do not match the scalar crypto spec

#175 Wren6991 opened 2 years ago
4
Name confusion: CPOP

#174 tovine closed 2 years ago
1
Wrong description of logical with negate andn instruction

#173 M-Ijaz-10x closed 2 years ago
2
Fix desc for signextend

#172 ZenithalHourlyRate closed 8 months ago
5
Typo fix "indic[i]es" -> "indices"

#171 egouriou-rivos closed 2 years ago
1
[RV64] encoding of "packw" will conflict with "zext.h" if rs2 field of "packw" is equal to zero

#170 yichanfeng closed 2 years ago
4
Question: No bit-field extract/insert instructions?

#169 mbitsnbites opened 2 years ago
2
sh3add _rd_, _rs2_, _rs2_ -> sh3add _rd_, _rs1_, _rs2_

#168 tomverbeure closed 2 years ago
0
GCC toolchain for draft v.0.93 (and v.1.0.0)

#167 vogelpi opened 2 years ago
2
gmp (GNU Multiprecision Library) issues

#166 jim-wilson opened 2 years ago
5
Tabs in source caused misalignment in output

#165 tommythorn closed 3 years ago
0
Fix the code for word- and halfword-reverse

#164 tommythorn closed 3 years ago
0
Typo fix for sh3add

#163 sequencer closed 3 years ago
0
zext.w: Add pseudoinstruction to instruction tables

#162 cmuellner closed 2 years ago
0
Zbt status?

#161 damageboy opened 3 years ago
1
Zero and sign extend of pack.h vs pack.w

#160 RogierBrussee opened 3 years ago
0
roriw: remove redundant bit range

#159 hirooih closed 2 years ago
0
clmul: fix loop-end condition in the sail code

#158 hirooih closed 2 years ago
0
rolw: fix signextension in sail code

#157 hirooih closed 2 years ago
0
The mnemonic of orc.b seems to be incorrect in overview.adoc

#156 kevin552216 opened 3 years ago
0
Correct description for orn instruction

#155 kdltr closed 3 years ago
0
Zbs: shamt[5]=1 reserved for RV32

#154 slobodova opened 3 years ago
0
Meaning of misa.B in relationship to Zba, Zbb, Zbc and Zbs extensions

#153 Silabs-ArjanB opened 3 years ago
1
Different instruction encodings in RV32 and RV64？

#152 MasterJerryZh opened 3 years ago
4
Is GREV gone?

#151 Serentty opened 3 years ago
9
overview & zbs: change 'checkmark' character for consistency

#150 ptomsich closed 3 years ago
0
changing reference to sub-extension to extension

#149 dansmathers closed 3 years ago
0
CLMULR is inconsistent between v0.93 and v1.0

#148 mohanson opened 3 years ago
7
Should slli.uw have opcode OP-IMM instead of OP-IMM-32?

#147 JamesKenneyImperas closed 3 years ago
6
Clarify behavior of shift immediate operands

#146 JamesKenneyImperas closed 3 years ago
8
Fixing issues #141-#144 - Sail code for some Zbb instructions

#145 slobodova closed 3 years ago
0
Sail pseudo-code for roriw incorrect

#144 slobodova closed 3 years ago
0
rol, ror and rori have a similar bug in their Sail pseudo-code

#143 slobodova closed 3 years ago
5
Sail pseudo-code for orc.b needs a correction

#142 slobodova closed 3 years ago
0
Pseudo-code for rev8 seem to need a correction

#141 slobodova closed 3 years ago
0
Typos

#140 brucehoult closed 3 years ago
0