issues
search
rizinorg
/
rz-hexagon
Hexagon disassembler code generator for Rizin from the official instruction manual.
11
stars
2
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Remove check for legal NULL condition and handle it.
#94
Rot127
closed
4 months ago
0
Dup value string in hex_cfg_set()
#93
pelijah
closed
4 months ago
0
Arch refactor + not imported changes
#92
Rot127
closed
5 months ago
0
Fix token patterns for asm strings for PCRE2
#91
Rot127
closed
6 months ago
0
Implement `analysis_preludes`/generate function prologues
#90
Rot127
opened
7 months ago
1
Fix some resource leaks.
#89
Rot127
closed
7 months ago
0
Add maxargs to Calling Convention
#88
Rot127
closed
7 months ago
0
Obey `RZ_ANALYSIS_OP_MASK`
#87
Rot127
opened
9 months ago
0
Generate Dwarf register number table.
#86
Rot127
closed
9 months ago
0
Update to LLVM b6f51787f6c8e77143f0aef6b58ddc7c55741d5c
#85
Rot127
closed
9 months ago
0
HMX extension
#84
Rot127
opened
11 months ago
1
New instruction support
#83
XVilka
closed
1 year ago
1
Tag release
#82
Rot127
opened
1 year ago
0
Remove duplicate imported instructions
#81
Rot127
closed
9 months ago
0
Generate plugin with instructions for Hexagon v71,v71t,v73.
#80
Rot127
closed
1 year ago
0
Add missing type annotations
#79
Rot127
closed
1 year ago
0
Add /*<type>*/ comments and fix annotation inconsistencies
#78
wingdeans
closed
1 year ago
2
Disassemble invalid duplex instructions to `invalid ; invalid`.
#77
Rot127
closed
2 years ago
0
Replace `RzList HexPkt.bin` with `RzVector`
#76
Rot127
opened
2 years ago
0
Color sub-instructons separately
#75
Rot127
opened
2 years ago
0
Add asm-token code.
#74
Rot127
closed
2 years ago
0
Remove generation of duplex instruction
#73
Rot127
closed
2 years ago
0
Add missing reloc test.
#72
Rot127
closed
2 years ago
0
Compare buffered opcodes to current one at the same address
#71
Rot127
opened
2 years ago
0
Rename `HEX_OP_TEMPLATE_FLAG_IMM_DOUBLE_HASH`
#70
Rot127
opened
2 years ago
0
Generate RZIL operations
#69
Rot127
closed
5 months ago
7
Files are not written if they differ only in blank characters
#68
Rot127
opened
2 years ago
0
Add CI linter checks
#67
Rot127
closed
2 years ago
0
Replace Duplex instruction generation with sub-instruction focused approach
#66
Rot127
closed
2 years ago
2
Setup CI
#65
Rot127
opened
2 years ago
0
Virtual Python environment
#64
Rot127
closed
5 months ago
1
#52 refactor tasks
#63
Rot127
closed
2 years ago
0
Remove manually added intendations `"...".format(indent, ...)` (clang-format-13 does it)
#62
Rot127
closed
2 years ago
0
Fail safely when too few bytes are provided to disasm
#61
thestr4ng3r
closed
2 years ago
0
Generate instruction templates as C structs
#60
thestr4ng3r
closed
2 years ago
11
RxIn registers have `REG_OUT` flag set.
#59
Rot127
opened
2 years ago
0
Set constant -1 value and type in `hi->ops[]`.
#58
Rot127
closed
2 years ago
0
Sort imported instruction/register files before processing.
#57
Rot127
closed
2 years ago
0
Hexagon register profile
#56
Rot127
closed
2 years ago
0
Easy way to keep `rz-hexagon` and `rizin` src in sync
#55
Rot127
opened
2 years ago
0
Plugin config
#54
Rot127
closed
2 years ago
0
Refactor: Remove code duplicates
#53
Rot127
closed
2 years ago
0
Refactor code - tracker
#52
Rot127
opened
2 years ago
0
Update register profile
#51
Rot127
closed
2 years ago
0
Refresh timestamps only on code changes
#50
Rot127
closed
2 years ago
0
Fix cid 367529
#49
Rot127
closed
2 years ago
0
Add READMEs to describe import process.
#48
Rot127
closed
2 years ago
0
Add Hexagon IDE conforming packet syntax
#47
Rot127
closed
2 years ago
0
Hexagon v69
#46
Rot127
closed
2 years ago
0
Analyse function preludes
#45
Rot127
opened
2 years ago
0
Next