issues
search
sahandKashani
/
SoC-FPGA-Design-Guide
Tutorial for using the DE1-SoC/DE0-Nano-SoC boards for bare-metal and linux programming
The Unlicense
61
stars
18
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Impossible to generate a preloader with the DE0_Nano_Soc evaluation kit.
#13
JeromeBeauvais
opened
5 years ago
12
getting "The disk drive for / is not ready yet or not present." at boot
#12
Satris404
closed
6 years ago
6
Eclipse-Nios .sopcinfo does not contain any CPU
#11
Cryptum169
closed
6 years ago
4
/sys/class/fpga_bridge empty directory
#10
nuraalkhateeb
closed
7 years ago
8
bridge enable vs run bridge_enable_handoff
#9
nuraalkhateeb
closed
7 years ago
3
CPU1 not released after boot
#8
nuraalkhateeb
closed
7 years ago
18
Communicate data between HPS and Nios using mailbox
#7
nuraalkhateeb
closed
7 years ago
4
HPS DDR3 Pin Assignments
#6
nuraalkhateeb
closed
7 years ago
2
Testing setup
#5
nuraalkhateeb
closed
7 years ago
18
compiling bootloader
#4
nuraalkhateeb
closed
8 years ago
5
creating target sdcard artifacts
#3
nuraalkhateeb
closed
8 years ago
2
fdisk t a2
#2
nuraalkhateeb
closed
8 years ago
3
hps_isw_handoff/soc_system_hps_0
#1
nuraalkhateeb
closed
8 years ago
4