sifive duh-bus issues - Githubissues

sifive / duh-bus

🚌 Bus definition DUH documents

https://github.com/sifive/duh

Apache License 2.0

1 stars 2 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

added width constraints and fixed initiator/target

#33 rpadler closed 3 years ago
0
HDUSER for AHB?

#32 mwachs5 opened 3 years ago
1
TL bus def issues

#31 rpadler closed 3 years ago
7
Interrupt busDefinition

#30 Ramlakshmi3733 closed 3 years ago
1
initial commit of reset bus interface

#29 rpadler closed 4 years ago
0
Clock bus def

#28 drom closed 4 years ago
0
PIPE update, remove required labels from some signals

#27 v-krvavac closed 4 years ago
0
sideband busDefinition

#26 drom opened 4 years ago
0
pinMux busDefinition

#25 drom opened 4 years ago
0
reset BusDefinition

#24 drom closed 3 years ago
1
clock busDefinition

#23 drom closed 3 years ago
2
How to classify signals to clamp/ignore during scan?

#22 mwachs5 opened 4 years ago
3
initial version of SCAN_INSERTION bus definition

#21 drom opened 4 years ago
27
clock property

#20 drom opened 4 years ago
0
IEEE 1687 busDef

#19 drom opened 4 years ago
0
IEEE 1500 busDef

#18 drom opened 4 years ago
0
added INTERRUPT busDef

#17 drom closed 4 years ago
2
added JTAG busDef

#16 drom closed 4 years ago
6
JTAG bus definition

#15 drom closed 4 years ago
1
Review TileLink busDefs

#14 drom opened 4 years ago
7
Added set of new AXI interface properties

#13 drom closed 4 years ago
0
PIPE update

#12 drom closed 4 years ago
0
interrupt bus definition

#11 albertchen-sifive closed 4 years ago
3
initial drop of Wishbone bus definition

#10 drom closed 4 years ago
0
enumeration, range, formula

#9 drom opened 4 years ago
0
Support only XLEN=32 for now

#8 drom closed 4 years ago
0
initial version of SCIE busDefinition

#7 drom closed 4 years ago
0
added AXI4 - maxBurst property

#6 drom closed 4 years ago
0
Split DPRAM into RAM-RO and RAM-WO interfaces

#5 drom opened 4 years ago
0
Add AXI properties

#4 drom closed 4 years ago
6
change PSELx to PSEL

#3 albertchen-sifive closed 5 years ago
0
AXI4 PROT

#2 drom closed 4 years ago
0
Wishbone bus interface?

#1 drom opened 5 years ago
11