issues
search
yuyuranium
/
FPGA-Project-2022-simple-tpu
Systolic array based simple TPU for CNN on PYNQ-Z2
18
stars
2
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Could you please tell me which version of Vivado you are using?
#12
LiBai3121
opened
2 months ago
2
Update README.md and adjust repository structure
#11
yuyuranium
closed
2 years ago
2
Add jupyter notebook
#10
yuyuranium
closed
2 years ago
1
upload final files
#9
WillyChennnn
closed
2 years ago
2
Add-src-target-buffer
#8
WillyChennnn
closed
2 years ago
0
Controller uses byte address instead
#7
yuyuranium
closed
2 years ago
0
Use 32-bit data and 14-bit addr for PS port
#6
yuyuranium
closed
2 years ago
0
Fix writing dirty data to global buffer
#5
yuyuranium
closed
2 years ago
0
add-IP-and-modify-global-buffer
#4
WillyChennnn
closed
2 years ago
0
Testing TPU
#3
yuyuranium
closed
2 years ago
11
Add MM accelerator
#2
yuyuranium
closed
2 years ago
8
Add definitions
#1
yuyuranium
closed
2 years ago
1