-
Skipped indexes are missing in VPI AST.
According to [1] skipped index variable should be represented as vpiOperation with vpiOpType = vpiNullOp.
[1]: IEEE Std 1800-2021 "IEEE Standard for SystemVer…
-
Back in 2018 Tom Russo noted the LED library doesn't work for xyce. It didn't work for ngspice either.
I altered the library to function. I don't understand why any of the libraries uses "Ohm" cons…
-
I have run into a problem in the Verilog parser. When a module is instantiated, the parser expects ports to be explicitly mapped like this:
`my_module instance_one (.one(wire_one), .two(wire_two))`…
-
It seems that occasionally the verilog parser does not properly parse escaped identifiers. It appears to happen specifically when the escaped identifier is used as in i/o when instantiating a module. …
-
Hello, I am just wondering whether this tool can add a reverse function, say, to convert Tikz code to spice netlist? In this way, the schematic can be written in Tikz, and then sent to Spice for simul…
-
I found a few errors in 03-CommonEmitter_flat and 04-CommonEmitter_subcircuited folders. The primary error was R1 is 39K when it should be 39k. After fixing the typo, plots were blank so I had to dele…
-
Hello,
I'm using PyLTSpice to run kind of automatic simulations of a circuit for different sets of parameters.
When I'm using
```
LTC = SimCommander("myfile.asc")
LTC.set_parameter('fhp',0.01…
-
I tried running an eblif netlist through our TMR tools and it failed. There were several reasons for this:
1. **Finding voter insertion points**
find_after_ff_voter_points() calls load_pr…
-
It looks like you are trying to open a liberty gate library file as a netlist:
`[01.12.2021 20:37:30] [netlist_parser] [error] [/mnt/ramdisk/hal/src/netlist/netlist_parser/netlist_parser_manager.cpp:…
-
I can't seem to get parameter sweeps working. Looking at cmd_wrapper.cc, maybe only S-parameter sweeps have been implemented so far. I've tried voltage sweeps and resistor sweeps using linear, log a…