-
I am working on a fantasy console where its emulator is based on RISC-V architecture. I would like to allow people to use Odin to code games for it, but I noticed there is no support for `riscv64` yet…
-
### Describe problem solved by the proposed feature
参考 https://github.com/milkv-duo/duo-buildroot-sdk
当 RT-smart 支持了 duo 系列产品后，也需要一个简单易用的打包工具，方便用户能够快速地简短命令操作即可生成一个完整的系统 package（包括了 firmware，sbi，…
-
r55 lets us write smart contracts in rust: https://github.com/leonardoalt/r55
this would be sick as part of the executor, might be as simple as integrating here: https://github.com/ithacaxyz/odyssey/…
-
https://riscv.org/about/
https://en.wikipedia.org/wiki/RISC-V
**Description:**
RISC-V is a relatively new open standard instruction set architecture (ISA). With only 40 base instructions it is …
-
Thanks for sharing the blog: https://danielmangum.com/posts/risc-v-bytes-privilege-levels/
However, on Ubuntu Jammy (22.04) with stock `qemu-system-riscv64`, the `entry.s`, the first `mret` leads t…
-
I'm working on a RISC-V emulator and I use this crate to easily extract fields from RISC-V formatted instructions.
It's pretty nifty.
RISC-V instructions sometimes have values encoded inside of them…
-
# RISC-V Simulator
## Project Abstract
This project proposes to create a web-based simulator for the RISC-V instruction set architecture (ISA). The ISA is the layer between software and hardware, pr…
-
Hi!
I have a pre-compiled risc-v opensbi image with the following:
So what file am i suppos…
-
I am getting following error in "make run-emulator"
verilator --cc --exe --top-module Top +define+PRINTF_COND=1 --assert --output-split 20000 --x-assign unique -I/home/farhad/Downloads/riscv-sodor…
-
Hi, I am currently trying to run simple RISC-V program with Sail emulator. I compiled it with cross compiler and trying to run it on an OCaml emulator. And I get the following error:
`CSR mstatus …