-
unsuccessfully trying to significantly reduce boot time in ZYNQ MPSOC
environment 2021.2 .
it takes more than a minute to get the login as a root.
can you give some tips?
i am using petali…
-
Hello,
Not having an FPGA to program at the moment (and looking at your files, it looks like a Styx Zynq 7020?), I am wondering if it is possible to point this monitor at yaAGC to debug and step thro…
-
Per the [Xilinx Zynq 7000 TRM](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf) on page 109:
Model: Zy…
-
I can successfully run ./test from demos, but when I try to run ./demo
I have default values in my mapped memory.
Then I've changed xdma_ioctl to print bytes from xdma_addr - data there is valid,
but …
-
The file rocket-chip-master\src\main\scala\amba\axi4\Xbar.scala describes the AXI Slave interface, which we use to implement the PS to read and write registers to the PL through the AXI interface. C…
-
I am currently testing working [https://renode.io/news/fully-deterministic-linux-zephyr-micro-ros-testing-in-renode/](https://renode.io/news/fully-deterministic-linux-zephyr-micro-ros-testing-in-renod…
-
**Environment:**
OS: Windows
SW Version: Version: v1.0.0-rc3
Writing and configure a Kuiper Image in the same step, won’t copy BOOT.BIN and system.dtb in /BOOT after the writing process is comple…