-
(pwd)/caravel_analog/verilog/dv/mprj_por/ でmakeをそのまま実行するとエラーが出てくるため、解決方法を記します。
以下の手順を全て実行する必要があります。
・Install GCC
https://github.com/efabless/caravel_user_project_analog/blob/main/verilog/dv/READM…
-
-
## Combining caravel landing with summary
Right now, summarize produces a static HTML page.
Caravel produces a dynamic page showing some project info, and a link to the summary.
These two pag…
-
Lots of changes in looper/peppy. once we have those stably released again we should update caravel to be compatible.
```
caravel --version
Traceback (most recent call last):
File "/home/ns5bc/…
-
This issue is coauthored by @zz1874.
`looper` is a CLI tool that often runs on the front node of a HPC cluster, so jobs can be submitted to Slurm / SGE / other job schedulers.
@nsheff expressed de…
-
Hi Eric,
not sure how to solve this in context of your project, but wanted to make a note.
The paddle and sine roms needed to be in the src directory for yosys to find them in the caravel context.
…
-
When caravel is cloned under `user_project_wrapper`, `make set_user_id` fails during uncompress.
```
export CARAVEL_ROOT=/home/user/mpw-9/caravel_user_project/caravel && make -f /home/user/mpw-9/c…
-
make ship currently fails with the following error on tag `gfmpw-0f`:
```
Loading "/home/proppy/src/MPW18H1/caravel_user_project/mag/mag2gds_caravel.tcl" from command line.
Error parsing "/home/pro…
-
The Makefile contains a recipe
```
verify:
cd $(CARAVEL_ROOT)/verilog/dv/caravel/mgmt_soc/ && \
$(MAKE) -j$(THREADS) all
cd $(CARAVEL_ROOT)/verilog/dv/wb_utests/ &…
-
### Description
The tool crashed at the detailed routing step with the stack trace shown in the log.
The project that was run can be found here: https://github.com/Asma-Mohsin/FPGA_IGNITE_2024/com…