-
I modified the testbench to demonstrate at line 209 as follows
``ifdef TB_VERBOSE
$display("test read");
`endif
```
ready
-
Hi @ztachip, have you, for the sake of performance and simplicity, considered replacing 2-cycle APB with a generic VALID/READY interface?!
That latter can perform transaction in a single-cycle, an…
-
Hi! Friends, I am measuring the performance of XDMA on the Z19-P board, PCIe Gen4x16 (the IP core only supports Gen3x16) - and I can't reach the theoretical speed of at least 12 GB/s, but i get only *…
-
Trying to migrate my hobby project SoC from VexRiscv to VexiiRiscv. I suspect there is a bug in FetchL1Plugic:
After fetching first few commands FetchL1Plugin produces unknown (`'xxxx`) output if c…
-
TODO.
-
[
](https://www.jianshu.com/u/823a4b067d1b)
0.1272018.01.11 16:13:12字数 2,180阅读 2,551
**摘 要**： 研究了一种基于Vivado H…
-
I have the axis_stream_fifo setup.
I attempt to read the data and display it in ascii.
I can read some data which should be a counter that I am clocking in, but all I get are zeros and then I get …
-
To: Any person familiar with UVVM or GHDL bugs.
I'm dealing with the problem stated in the title (Image attached below), it is just happening when using the axistream VVC functions, specifically th…
-
First, let's start with a diagram of how RocketChip is wired into LiteX:
Rocket has a ME…
-
### Subject
[Stage]: CTS.
### Describe the bug
ORFS CTS taking around 6 days and still it's running, working on 2M instance count design with cloud resource,
cloud configs are below
![image](htt…