-
### Background Work
- [X] Yes, I searched the [mailing list](https://groups.google.com/forum/#!forum/chipyard)
- [X] Yes, I searched the [documentation](https://chipyard.readthedocs.io/)
### Feature…
-
### Background Work
- [X] Yes, I searched the [mailing list](https://groups.google.com/forum/#!forum/chipyard)
- [X] Yes, I searched [prior issues](https://github.com/ucb-bar/chipyard/issues)
- [X] Y…
-
大佬你好，我把soDLA放在了Chipyard的generator目录下，并且将其中的sodla-wrapper目录拷贝到了generator中，并且针对依赖关系修改了Chipyard目录下的built.sbt文件，添加了如下所示的依赖：
```
lazy val soDLA = (project in file("generators/soDLA"))
.dependsOn(rocke…
-
I'm wondering whether Hwacha supporrts the RISC-V Vector extension.
ghost updated
2 years ago
-
### Background Work
- [X] Yes, I searched the [mailing list](https://groups.google.com/forum/#!forum/chipyard)
- [X] Yes, I searched [prior issues](https://github.com/ucb-bar/chipyard/issues)
- [X] Y…
-
While I can appreciate why RISC-V V 1.0 can't select among mask registers per instruction, I am troubled because I can't understand the rationale behind the dual-use v0 scheme chosen in lieu of a dedi…
-
### Background Work
- [X] Yes, I searched the [mailing list](https://groups.google.com/forum/#!forum/chipyard)
- [X] Yes, I searched [prior issues](https://github.com/ucb-bar/chipyard/issues)
- […
-
### Background Work
- [X] Yes, I searched the [mailing list](https://groups.google.com/forum/#!forum/chipyard)
- [X] Yes, I searched [prior issues](https://github.com/ucb-bar/chipyard/issues)
- [X] Y…
-
When i run `./script/build-spike.sh` in Gemmini, something is wrong.So i run the command line one by one,and i find that the error happened when `make` in `toolchains/esp-tools/riscv-isa-sim/build`.
…
-
### Background Work
- [X] Yes, I searched the [mailing list](https://groups.google.com/forum/#!forum/chipyard)
- [X] Yes, I searched [prior issues](https://github.com/ucb-bar/chipyard/issues)
- […