-
when i follow the SOP to build bitstream, it occurs:
```
java.lang.reflect.InvocationTargetException
at ... ()
at starship.utils.stage.FIRRTLGenerator$.$anonfun$elaborate$2(Rocke…
wisen updated
7 months ago
-
### Your `minimal.lua` config
```lua
local root = vim.fn.fnamemodify("./.repro", ":p")
-- set stdpaths to use .repro
for _, name in ipairs({ "config", "data", "state", "cache" }) do
vim.env[(…
-
Add support for a cross module reference (XMR) operation to a core dialect and to SystemVerilog. The lowering of the core dialect XMR to SystemVerilog is either resolved through:
1. Lowering to Syste…
-
Input:
```firrtl
FIRRTL version 3.2.0
circuit ClassSpec_Anon :
class Test :
input in : Integer @[src/test/scala/chiselTests/properties/ClassSpec.scala 114:20]
output out : Integer @[sr…
-
Running the following input through `firtool input.mlir` (version `sifive-1.5.5`):
```mlir
// input.mlir
firrtl.circuit "Foo" attributes {annotations = [{
class = "sifive.enterprise.firrtl.Extra…
-
I'm trying to compile this module
```scala
class LaneFFO(datapathWidth: Int) extends Module {
// Seq(mask, data, destination)
val src: Vec[UInt] = IO(Input(Vec(3, UInt(datapathWidth…
-
您好，我在为nanhu分支增加circt时，编译emu(SimTop.v)时firtool报错，主要是因为Unhandled annotation。
```
Running CIRCT: 'firtool -format=fir -warn-on-unprocessed-annotations -verify-each=false -dedup -annotation-file build…
-
hi，看到XiangShan有在核内使用diplomacy进行参数协商与连线，有以下疑问：
核内设计是及其严谨的，各个端口和bit之间连线时序是严丝合缝的，以至于设计期间不可以屏蔽编译/仿真工具的warning信息，设计人员必须保证所有的warning都在自己的设计意图之内。
核外SoC的连线是宽松的，各个ip之间位宽有容忍性，diplomacy可以很好的做参数检查和协商，自动化连线，通过…
-
@syedowaisalishah please check the error in FanNetworkcom
-
An internal user reported that BlackBoxes have started showing up in unexpected situations. The problem is that when an external module with a `BlackBoxInlineAnno` does not dedup for valid reasons, e.…