-
blk_mem_gen_0 COLUMN (
.clka(clk), // input wire clka
.ena(ena_c), // input wire ena
.wea(wea_c), // input wire [0 : 0] wea
.addra(addra_c), // input wire [3 : 0] addra
.d…
-
Hi,
I tried to implement a Verilog design based on the [bram_init_test_18](https://github.com/SymbiFlow/symbiflow-arch-defs/blob/master/xc/xc7/tests/bram_init_test/bram_init_test_18.v) . I found the …
-
# SymbiFlow Formal Verification
Next semester I am doing an independent study on formal verification and am planning on doing a project involving SymbiFlow. My initial thought is performing formal …
-
When I used ‘vivado_hls -f script.tcl' , there is an error in the following.
In my mind, you may miss a file that is named 'directives.tcl'.
`INFO: [SYN 201-201] Setting up clock 'default' with a …
-
I tried to run a simulation of `femtorv32_quark.v` using the Vivado simulator, because I my SoC gets past synthesis well, but gets minimized to nothing during implementation, I do not know what is goi…
jeras updated
2 years ago
-
We are practicing the basic function of' verilog', so we use three different tools,' iverilog',' vivado' and' quartus', to simulate the same comprehensive file' Subsystem.v' to verify the simulation r…
-
1. Could we get remote access to PCs via SSH?
1. Where can we find tutorial you mentioned during our last meeting about ArtyA7 startup and programming procedure written by one of your workmates.
…
-
After migrating to PYNQ 3.0.0, I faced problems when updating existing overlays. Basically, the changes in the .hwh file do not propagate to pynq.Overlay(), which always uses the cached .hwh informati…
-
Hello, I am using Vivado 2020.2 to compile the au250 model. However, I encountered an error that the IP "cms_subsystem" was not found in the entire file. Can you please advise on how to resolve this i…
-
when I tried to transfer 16bit and 32bit data, data will be lost. Code and results as follow:
![QQ截图20231206192458](https://github.com/iamNCJ/PYNQ-CDMA-Driver/assets/70091514/53d08668-39ba-4218-8565-…