-
The goal of this addition is to create a wiring-free experience of assignment setup. Currently, when we set up the device, we need to re-wire all the devices. With this update, the wiring is done in s…
-
Hi Aarón! Is there any difference in the implementation of TTLIn in the Acquisition Board node for the OE FPGA Acq Board with respect to the Opal Kelly FPGA Acq Board RHDEvaluation Board node?
On u…
-
I hope this not an inappropriate use of the issues section, but I want to let you know that we've integrated **NVDLA** with an open-source **RISC-V SoC** (Rocket Chip) and the entire setup is running …
-
Currently, on opening a PCIe device, it's hard-coded to the value "0". This works so far, as we only have a single FPGA board connected to the PCIe.
In the near future, we must support up to 6 FPGA b…
-
-
- [ ] `spi2dac.sv`
-
The script prepare_new_cl.sh in aws-fpga/hdk/cl/developer_designs/ generates broken code and scripts.
Issues noticed so far:
1. Code is generated as `design/cl_template.sv` While scripts in `build…
-
I'm trying to generate an FPGA with different tiling configurations i.e. 2x2, 4x4, 8x8, etc.
I see there are two places to edit the VPR size
1. task.conf `openfpga_vpr_device_layout=8x8`
2. OpenFPG…
-
Could I ask you to share list of research paper which you used to implement some code optimization?
I'll appreciate to any EN|RU paper list related to this topic (links, DOI, title - anything 🙏🏻).
…
iDoka updated
2 years ago
-
It used to be when I connect my Monocle to the VS code, I would be able to see the files in my Monocle listed under BRILLIANT AR STUDIO device files. Now, no files gets listed there or can be seen.
…