-
Hello,
I am trying to follow along with the labs and I was under the impression that this GitHub repository will have all of the necessary supporting material for the labs. There seems to be no DE1…
-
hi
Why is there no script for compiling the Zybo bitstream in Vivado? I'm aware that it's possible to dynamically configure the FPGA's bin file (https://github.com/ikwzm/FPGA-SoC-Linux-Example-1-ZYBO…
-
I'm a bit dubious of https://github.com/MiSTer-devel/ao486_MiSTer/commit/1b1580985a3bfaa1a800c1d187ebdbdbd32ee632
My inclination is graphical issues and HDMI timing are more largely affected by the…
-
-
Is that an oxymoron?
Does Kvasir apply to an embedded linux implementation?
We are using an SOC that includes APUs that run an embedded linux as well as RPUs that look more like a traditional m…
-
Hi,
I recently tried to build this project on a M3 Macbook Pro inside a NixOS virtual machine and it did not work.
Afterwards I tried to update the flake and the project wouldn't build on a x86-64…
-
### Is there an existing CVA6 bug for this?
- [X] I have searched the existing bug issues
### Bug Description
Red Semi is trying to get Linux running on the Nexys Video build of the CVA soc, and th…
-
the issue metioned on:
https://github.com/litex-hub/linux-on-litex-rocket/issues/40#issue-2324887509
i found the arty.dts had a node with interrupts-extended:
```
L1: interrupt-controller@c0000…
-
Subscribe to this issue and stay notified about new [daily trending repos in Verilog](https://github.com/trending/verilog?since=daily)!
-
Can you consider to implement generic uio in your python periphery? As i see your MMIO implementation can serve the reg mapping for a /dev/uioX, only the IRQ waiting which is needed to implemented for…